专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4959836A Register robustness improvement circuit and method 失效
标题翻译：注册鲁棒性改进电路和方法
公开(公告)号：US4959836A
公开(公告)日：1990-09-25
申请号：US130850
申请日：1987-12-09
申请人： Paul M. Berard , Ajaib S. Bhadare
发明人： Paul M. Berard , Ajaib S. Bhadare
IPC分类号： G06F11/00 , G06F11/14 , G06F11/16
CPC分类号： G06F11/167 , G06F11/14 , G06F11/1625 , G06F11/00 , G06F11/0796
摘要： The present invention describes a robust register circuit for protecting critical control points in data transmission and telecommunications equipment against software included failures. A circuit is provided wherein duplicated data words are written into a pair of registers of any desired bit length. A digital comparator determines whether the two data words are the same, and initiates a data transfer into a third register for transmission to critical hardware control points only when two identical sequential data words are recognized. When no such recognition occurs, new data is not transferred to the third register, and the hardware control points remain controlled by the previous data in the third register.
摘要翻译：本发明描述了一种鲁棒的寄存器电路，用于保护数据传输和电信设备中的关键控制点免受包括软件的故障的影响。提供了一种电路，其中复制的数据字被写入任何所需位长度的一对寄存器中。数字比较器确定两个数据字是否相同，并且只有当识别出两个相同的顺序数据字时，才将数据传输发送到第三个寄存器以传输到关键的硬件控制点。当不发生这种识别时，新的数据不会传送到第三个寄存器，并且硬件控制点由第三个寄存器中的先前数据保持控制。

2. 发明授权

US07573893B1 Flexible cross-connect with data plane 有权
标题翻译：灵活地与数据平面交叉连接
公开(公告)号：US07573893B1
公开(公告)日：2009-08-11
申请号：US11592585
申请日：2006-11-03
申请人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
发明人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
IPC分类号： H04L12/28
CPC分类号： H04J3/1611 , H04J3/0685 , H04J2203/0025 , H04J2203/0026 , H04J2203/006 , H04L49/10 , H04L49/15 , H04L49/1523 , H04L49/254 , H04L49/40 , H04L49/552 , Y10S370/907
摘要： A flexible cross-connect with a data plane is presented which allows the establishment of connections between network interfaces at any network interface card to another network interface on any other network interface card. The system can cross-connect connections at an STS-1 and VT 1.5 granularity, and allows the switching and routing of information in a data plane without the use of the cross connect fabric. This permits routing, bridging, and concentration of data services to be performed without burdening of the cross connect. For reliability, a range of protection configurations can be employed including 1:1, 1:5 and mixed 1:N protection. A backplane is used which provides point-to-point traces between each card and the cross connect unit, between each card and a timing, communications and control unit, and between the network interface cards themselves.
摘要翻译：提出了与数据平面的灵活交叉连接，允许在任何网络接口卡的网络接口之间建立与任何其他网络接口卡上的另一个网络接口的连接。系统可以以STS-1和VT 1.5粒度交叉连接连接，并允许在数据平面中切换和路由信息而不使用交叉连接结构。这样可以实现数据业务的路由，桥接和集中，而不会对交叉连接造成负担。为了可靠性，可以采用一系列保护配置，包括1：1，1：5和1：N混合保护。使用背板，其提供每个卡和交叉连接单元之间，每个卡与定时，通信和控制单元之间以及网络接口卡本身之间的点对点迹线。

3. 发明授权

US07151741B1 Flexible cross-connect with data plane 有权
公开(公告)号：US07151741B1
公开(公告)日：2006-12-19
申请号：US10430913
申请日：2003-05-07
申请人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
发明人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
IPC分类号： H04L1/00
CPC分类号： H04J3/1611 , H04J3/0685 , H04J2203/0025 , H04J2203/0026 , H04J2203/006 , H04L49/10 , H04L49/15 , H04L49/1523 , H04L49/254 , H04L49/40 , H04L49/552 , Y10S370/907
摘要： A flexible cross-connect with a data plane is presented which allows the establishment of connections between network interfaces at any network interface card to another network interface on any other network interface card. The system can cross-connect connections at an STS-1 and VT 1.5 granularity, and allows the switching and routing of information in a data plane without the use of the cross connect fabric. This permits routing, bridging, and concentration of data services to be performed without burdening of the cross connect. For reliability, a range of protection configurations can be employed including 1:1, 1:5 and mixed 1:N protection. A backplane is used which provides point-to-point traces between each card and the cross connect unit, between each card and a timing, communications and control unit, and between the network interface cards themselves.

4. 发明授权

US06587470B1 Flexible cross-connect with data plane 有权
公开(公告)号：US06587470B1
公开(公告)日：2003-07-01
申请号：US09274078
申请日：1999-03-22
申请人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
发明人： Paul M. Elliot , Ajaib S. Bhadare , Dyke T. Shaffer
IPC分类号： H04L1228
CPC分类号： H04J3/1611 , H04J3/0685 , H04J2203/0025 , H04J2203/0026 , H04J2203/006 , H04L49/10 , H04L49/15 , H04L49/1523 , H04L49/254 , H04L49/40 , H04L49/552 , Y10S370/907
摘要： A flexible cross-connect with a data plane is presented which allows the establishment of connections between network interfaces at any network interface card to another network interface on any other network interface card. The system can cross-connect connections at an STS-1 and VT 1.5 granularity, and allows the switching and routing of information in a data plane without the use of the cross connect fabric. This permits routing, bridging, and concentration of data services to be performed without burdening of the cross connect. For reliability, a range of protection configurations can be employed including 1:1, 1:5 and mixed 1:N protection. A backplane is used which provides point-to-point traces between each card and the cross connect unit, between each card and a timing, communications and control unit, and between the network interface cards themselves.

5. 发明授权

US06452951B1 Apparatus and method of processing signaling bits of integrated services digital network signals 失效
标题翻译：综合业务数字网络信号处理信令位的装置及方法
公开(公告)号：US06452951B1
公开(公告)日：2002-09-17
申请号：US08775131
申请日：1996-12-31
申请人： Phu Son Le , Ajaib S. Bhadare , Lac X. Trinh
发明人： Phu Son Le , Ajaib S. Bhadare , Lac X. Trinh
IPC分类号： H04J322
CPC分类号： H04Q11/0428 , H04J3/12 , H04J2203/0046 , H04Q2213/13103 , H04Q2213/13176 , H04Q2213/13209 , H04Q2213/13216 , H04Q2213/1329 , H04Q2213/13299 , H04Q2213/1332 , H04Q2213/13322 , H04Q2213/13393
摘要： A time slot interchanger (10) includes a D-channel processing device (30). The D-channel processing device (30) includes a main memory (32), a D-channel memory (34), and a D-channel assembler (36). The main memory (32) receives telephony data and signaling traffic from a subscriber in the form of integrated services digital network signals. Two-bit D-channel signaling portions of each integrated services digital network signals are extracted and placed into the D-channel memory (34). The D-channel assembler (36) assembles the two-bit D-channel signaling portions into eight-bit digital signal level zero (DS0) signals. The eight-bit DS0 signals are stored in the D-channel memory (34) for subsequent transfer with selected telephony data traffic from the main memory (32) over a synchronous optical network link.
摘要翻译：时隙交换器（10）包括D信道处理设备（30）。 D信道处理装置（30）包括主存储器（32），D信道存储器（34）和D信道汇编器（36）。主存储器（32）以综合业务数字网络信号的形式从用户接收电话数据和信令业务。每个综合服务数字网络信号的两比特D信道信令部分被提取并放置到D信道存储器（34）中。 D信道汇编器（36）将两比特D信道信令部分组合成8位数字信号电平零（DS0）信号。八位DS0信号存储在D信道存储器（34）中，用于随后通过同步光网络链路从主存储器（32）中选择的电话数据业务进行传输。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式