会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor memory device with improved speed for reading data
    • 半导体存储器件具有改善读取数据的速度
    • US5475639A
    • 1995-12-12
    • US215023
    • 1994-03-21
    • Akihiro IwaseTeruo SekiShinji NagaiTadashi Ozawa
    • Akihiro IwaseTeruo SekiShinji NagaiTadashi Ozawa
    • G11C11/41G11C11/419G11C7/00
    • G11C11/419
    • Disclosed is a semiconductor memory device which operates based on voltages from a high voltage power source and a low voltage power source. A plurality of memory cells are formed in a memory cell array. Plural pairs of bit lines are connected to the memory cells to transfer data signals read from the memory cells. A sense amplifier, which has a pair of input terminals, amplifies the data signal. A level shifter is selectively connected to plural pairs of bit lines to shift the level of the data signal of a selected pair of bit lines to a level near the operation point of the sense amplifier, and supplies a resultant data signal to the sense amplifier. The level shifter includes a first transistor for receiving the data signal, and a plurality of second transistors connected between the first transistor and the low voltage power source. The first transistor has a first terminal to be supplied with the data signal, a second terminal and a control electrode for receiving a control signal for transferring the data signal to the sense amplifier. The second transistors are connected between the second terminal of the first transistor and the low voltage power source. The output of the second terminal of the first transistor is input to the input terminals of the sense amplifier.
    • 公开了一种基于来自高压电源和低电压电源的电压进行工作的半导体存储器件。 在存储单元阵列中形成多个存储单元。 多对位线连接到存储器单元以传送从存储器单元读取的数据信号。 具有一对输入端的读出放大器放大数据信号。 电平移位器选择性地连接到多对位线,以将所选择的一对位线的数据信号的电平移动到读出放大器的操作点附近的电平,并将得到的数据信号提供给读出放大器。 电平移位器包括用于接收数据信号的第一晶体管和连接在第一晶体管和低电压电源之间的多个第二晶体管。 第一晶体管具有要提供数据信号的第一端子,第二端子和控制电极,用于接收用于将数据信号传送到读出放大器的控制信号。 第二晶体管连接在第一晶体管的第二端子和低压电源之间。 第一晶体管的第二端子的输出被输入到读出放大器的输入端。
    • 3. 发明授权
    • Semiconductor memory including bit line reset circuitry and a pulse
generator having output delay time dependent on type of transition in
an input signal
    • 半导体存储器包括位线复位电路和脉冲发生器,其具有取决于输入信号中的转换类型的输出延迟时间
    • US5719812A
    • 1998-02-17
    • US718014
    • 1996-09-03
    • Teruo SekiAkihiro IwaseShinzi Nagai
    • Teruo SekiAkihiro IwaseShinzi Nagai
    • G11C7/12G11C7/22G11C11/413
    • G11C7/12G11C7/22
    • A semiconductor memory includes a power down pulse generating circuit having an output delay time which is dependent on the type of change or transition in an input signal. The pulse generating circuit generates a power down signal at different times depending on whether the input signal changes from a first level to a second level or from the second level to the first level to prevent the power down signal from being output twice when an input clock signal has a pulse width shorter than a normal pulse width thereof. The power down pulse generating circuit generates the power down signal in response to a signal from address transition detection circuitry, and causes data read/write circuitry and bit line pulse generating circuitry to become inactive to reduce power consumption. The bit line pulse generating circuitry generates reset signals which may be used to reset or precharge the bit lines at different timings to reduce peak current in the semiconductor memory.
    • 半导体存储器包括具有取决于输入信号中的变化或转换的类型的输出延迟时间的掉电脉冲发生电路。 脉冲发生电路根据输入信号是从第一电平变为第二电平还是从第二电平变为第一电平,在不同的时间产生掉电信号,以防止掉电信号在输入时钟 信号具有比其正常脉冲宽度短的脉冲宽度。 掉电脉冲产生电路响应于来自地址转换检测电路的信号产生掉电信号,并且使数据读/写电路和位线脉冲发生电路变为不活动以降低功耗。 位线脉冲发生电路产生可用于在不同定时复位或预充电位线的复位信号,以减少半导体存储器中的峰值电流。
    • 4. 发明授权
    • Semiconductor memory device with redundant cells
    • 具有冗余单元的半导体存储器件
    • US4603404A
    • 1986-07-29
    • US453575
    • 1982-12-27
    • Takahiko YamauchiTeruo SekiKeizo Aoyama
    • Takahiko YamauchiTeruo SekiKeizo Aoyama
    • G11C17/00G11C29/00G11C29/04G11C7/00
    • G11C29/846
    • A semiconductor memory device in which the memory cells are arranged in matrix form and in which, when a defective cell exists among the memory cells and a row or column containing the defective cell is selected, the selected row or column is switched to a predetermined redundant row or a predetermined redundant column additionally and independently provided. A plurality of switching circuits are provided, each of the switching circuits being connected to the output of the decoder circuit, which select the row or the column of memory cells. A fusing circuit is connected to each of the switching circuits, and when the fuse in the fusing circuit is disconnected, the row or the column containing the defective cell is switched to the redundant row or the redundant column.
    • 一种半导体存储器件,其中存储器单元以矩阵形式布置,并且当存储器单元中存在缺陷单元并且选择了包含缺陷单元的行或列时,将所选择的行或列切换到预定的冗余 行或预定的冗余列。 提供多个开关电路,每个开关电路连接到选择存储单元的行或列的解码器电路的输出。 熔断电路连接到每个开关电路,并且当熔断电路中的熔丝断开时,包含有缺陷单元的列或列被切换到冗余行或冗余列。
    • 6. 发明授权
    • Sense amplifier control circuit
    • 感应放大器控制电路
    • US5281873A
    • 1994-01-25
    • US62167
    • 1993-05-17
    • Teruo Seki
    • Teruo Seki
    • G05F3/20G11C7/06H03K5/24H03K19/00H03K17/60H03F3/45
    • H03K19/0016G05F3/20G11C7/062H03K5/2436
    • A sense amplifier control circuit controls the activation and deactivation of sense amplifiers without a lowering of the operation speed of the sense amplifiers, correctly carries out a control operation without malfunctions, and is suitable for highly integrated circuits. The control circuit comprises a control unit, and each of the sense amplifiers comprises a pair of transistors forming a differential pair and a constant current source transistor connected to a common node of the differential pair. The control unit is connected to the constant current source transistors and generates a constant current source control signal in response to control signal indicating an activation or deactivation of the differential amplification operation of each differential pair.
    • 读出放大器控制电路控制读出放大器的激活和去激活,而不会降低读出放大器的工作速度,正确地执行无故障的控制操作,适用于高度集成的电路。 控制电路包括控制单元,并且每个读出放大器包括形成差分对的一对晶体管和连接到差分对的公共节点的恒流源晶体管。 控制单元连接到恒流源晶体管,并且响应于指示每个差分对的差分放大操作的激活或去激活的控制信号而产生恒定电流源控制信号。
    • 10. 发明授权
    • Semiconductor device having input protective function
    • 具有输入保护功能的半导体器件
    • US5747837A
    • 1998-05-05
    • US763262
    • 1996-12-10
    • Akihiro IwaseTomio NakanoTeruo Seki
    • Akihiro IwaseTomio NakanoTeruo Seki
    • H01L21/8238H01L27/02H01L27/092H01L27/06
    • H01L27/0259
    • A semiconductor device with an expanded range of a recommended condition for an input voltage is disclosed. In embodiment, the semiconductor device having input protection on an input terminal thereto, includes: a semiconductor region having a first conducting type, first and second diffusion regions defined in the semiconductor region and respectively having a second conducting type, and a transistor formed by using the semiconductor region as a base, the first diffusion region as a collector, and the second diffusion region as an emitter. The first diffusion region is connected to one of a high-potential power supply and a low-potential power supply, the second diffusion region is connected to the input terminal, and the semiconductor region is connected to another power supply having a voltage high enough to reverse bias the junction between the semiconductor region and the first diffusion region.
    • 公开了一种具有扩展的输入电压推荐条件范围的半导体器件。 在实施例中,在其输入端子上具有输入保护的半导体器件包括:具有限定在半导体区域中并且分别具有第二导电类型的第一导电类型,第一和第二扩散区域的半导体区域,以及通过使用 作为基底的半导体区域,第一扩散区域作为集电极,第二扩散区域作为发射极。 第一扩散区域连接到高电位电源和低电位电源中的一个,第二扩散区域连接到输入端子,并且半导体区域连接到具有足够高的电压的另一个电源, 反向偏置半导体区域和第一扩散区域之间的结。