专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120007668A1 FILTER CIRCUIT, TRANSMISSION FILTER CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT, COMMUNICATION APPARATUS, AND TIMING ADJUSTMENT METHOD FOR FILTER CIRCUIT 有权
标题翻译：滤波电路，传输滤波电路，半导体集成电路，通信设备和滤波电路的时序调整方法
公开(公告)号：US20120007668A1
公开(公告)日：2012-01-12
申请号：US13240179
申请日：2011-09-22
申请人： Michiko TOKUMARU , Heiji Ikoma , Kouji Okamoto
发明人： Michiko TOKUMARU , Heiji Ikoma , Kouji Okamoto
IPC分类号： H04B1/02
CPC分类号： H03H11/04 , H03H17/0223 , H03H2017/0247 , H04L25/02 , H04L27/36 , H04L27/38 , H04L27/3845
摘要： A filter circuit includes two parallel digital filters, a DAC, and an LPF. The DAC includes two parallel decoders, a parallel-to-serial converter, a switch driver, and a switch. A PLL circuit supplies a reference clock to the DAC. A frequency divider provided in the DAC divides the frequency of the reference clock by two, and supplies the half frequency clock to a parallel processing section (the two decoders and the parallel-to-serial converter) of the DAC and the two digital filters. This makes it easy to secure a timing margin, permitting use in high-speed communication on the order of several GHz.
摘要翻译：滤波电路包括两个并行数字滤波器，DAC和LPF。 DAC包括两个并行解码器，并行转换器，开关驱动器和开关。 PLL电路为DAC提供参考时钟。 DAC中提供的分频器将参考时钟的频率除以2，并将半频时钟提供给DAC和两个数字滤波器的并行处理部分（两个解码器和并行到串行转换器）。这样可以很容易地确保定时裕度，从而允许在几GHz数量级的高速通信中使用。

2. 发明授权

US08395442B2 Filter circuit, transmission filter circuit, semiconductor integrated circuit, communication apparatus, and timing adjustment method for filter circuit 有权
标题翻译：滤波电路，传输滤波电路，半导体集成电路，通讯装置及滤波电路定时调整方法
公开(公告)号：US08395442B2
公开(公告)日：2013-03-12
申请号：US13240179
申请日：2011-09-22
申请人： Michiko Tokumaru , Heiji Ikoma , Kouji Okamoto
发明人： Michiko Tokumaru , Heiji Ikoma , Kouji Okamoto
IPC分类号： H03K5/00
CPC分类号： H03H11/04 , H03H17/0223 , H03H2017/0247 , H04L25/02 , H04L27/36 , H04L27/38 , H04L27/3845
摘要： A filter circuit includes two parallel digital filters, a DAC, and an LPF. The DAC includes two parallel decoders, a parallel-to-serial converter, a switch driver, and a switch. A PLL circuit supplies a reference clock to the DAC. A frequency divider provided in the DAC divides the frequency of the reference clock by two, and supplies the half frequency clock to a parallel processing section (the two decoders and the parallel-to-serial converter) of the DAC and the two digital filters. This makes it easy to secure a timing margin, permitting use in high-speed communication on the order of several GHz.
摘要翻译：滤波电路包括两个并行数字滤波器，DAC和LPF。 DAC包括两个并行解码器，并行转换器，开关驱动器和开关。 PLL电路为DAC提供参考时钟。 DAC中提供的分频器将参考时钟的频率除以2，并将半频时钟提供给DAC和两个数字滤波器的并行处理部分（两个解码器和并行到串行转换器）。这样可以很容易地确保定时裕度，从而允许在几GHz数量级的高速通信中使用。

3. 发明授权

US07701373B2 Current steering DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US07701373B2
公开(公告)日：2010-04-20
申请号：US12089699
申请日：2006-03-13
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/66
CPC分类号： H03M1/002 , H03M1/662 , H03M1/745 , H03M1/747
摘要： A multi-channel current steering DAC (Digital-to-Analog Converter), for example, a 2-channel current steering DAC, includes a plurality of current sources I1, I2, . . . corresponding to the number of bits of a digital input signal DS in each of channels A, B. Each of the plurality of current sources I1, I2, . . . is formed by two small-current sources (I11, I12), (I21, I22), . . . . In the case where a full-scale current is limited to a small value in any of the channels, one of the two divided current sources is turned off by switches Sa1, Sa2. Accordingly, a full-scale current of each channel can be adjusted with a common bias circuit without degrading the resolution.
摘要翻译：多通道电流转向DAC（数模转换器），例如2通道电流转向DAC，包括多个电流源I1，I2。。。对应于每个通道A，B中的数字输入信号DS的位数。多个电流源I1，I2，...中的每一个。。。由两个小电流源（I11，I12），（I21，I22）形成。。。。在任何通道中将满量程电流限制为小值的情况下，两个分压电流源中的一个被开关Sa1，Sa2截止。因此，可以利用公共偏置电路来调节每个通道的满量程电流，而不会降低分辨率。

4. 发明申请

US20100007536A1 RAPID RECOVERY CIRCUIT 有权
标题翻译：快速恢复电路
公开(公告)号：US20100007536A1
公开(公告)日：2010-01-14
申请号：US12513776
申请日：2008-06-04
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/00 , G05F3/02
CPC分类号： H03K17/223 , H03K17/30 , H03K17/6871
摘要： When a semiconductor circuit, in which a stabilizing capacitor 2 for stabilizing a reference voltage Vbias is connected to a reference voltage terminal RT, recovers from a power down state to an operational state, a current mirror circuit 40 provides current mirroring of a current Ia of a first current path Ph1, which generates an OFF threshold voltage ref1 of a hysteresis comparator 1, to generate a current Ib of a second current path Ph2, which generates the reference voltage Vbias. The reference voltage Vbias is input to the comparator 1 as an input voltage vin. When the reference voltage Vbias becomes equal to the OFF threshold voltage ref1, the comparator 1 immediately stops the charging of the stabilizing capacitor 2 by a current source I1.
摘要翻译：当将用于稳定参考电压Vbias的稳定电容器2连接到参考电压端子RT的半导体电路从功率下降状态恢复到操作状态时，电流镜像电路40提供电流镜像电路生成滞后比较器1的OFF阈值电压ref1的第一电流通路Ph1，以产生第二电流通路Ph2的电流Ib，产生参考电压Vbias。参考电压Vbias作为输入电压vin输入到比较器1。当参考电压Vbias变为等于OFF阈值电压ref1时，比较器1立即通过电流源I1停止对稳定电容器2的充电。

5. 发明授权

US07924188B2 Rapid recovery circuit 有权
标题翻译：快速恢复电路
公开(公告)号：US07924188B2
公开(公告)日：2011-04-12
申请号：US12513776
申请日：2008-06-04
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/00
CPC分类号： H03K17/223 , H03K17/30 , H03K17/6871
摘要： When a semiconductor circuit, in which a stabilizing capacitor 2 for stabilizing a reference voltage Vbias is connected to a reference voltage terminal RT, recovers from a power down state to an operational state, a current mirror circuit 40 provides current mirroring of a current Ia of a first current path Ph1, which generates an OFF threshold voltage ref1 of a hysteresis comparator 1, to generate a current Ib of a second current path Ph2, which generates the reference voltage Vbias. The reference voltage Vbias is input to the comparator 1 as an input voltage vin. When the reference voltage Vbias becomes equal to the OFF threshold voltage ref1, the comparator 1 immediately stops the charging of the stabilizing capacitor 2 by a current source I1.
摘要翻译：当将用于稳定参考电压Vbias的稳定电容器2连接到参考电压端子RT的半导体电路从功率下降状态恢复到操作状态时，电流镜像电路40提供电流镜像电路生成滞后比较器1的OFF阈值电压ref1的第一电流通路Ph1，以产生第二电流通路Ph2的电流Ib，产生参考电压Vbias。参考电压Vbias作为输入电压vin输入到比较器1。当参考电压Vbias变为等于OFF阈值电压ref1时，比较器1立即通过电流源I1停止对稳定电容器2的充电。

6. 发明申请

US20100253562A1 CURRENT STEERING DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US20100253562A1
公开(公告)日：2010-10-07
申请号：US12819606
申请日：2010-06-21
申请人： Michiko TOKUMARU , Heiji Ikoma
发明人： Michiko TOKUMARU , Heiji Ikoma
IPC分类号： H03M1/66
CPC分类号： H03M1/002 , H03M1/742
摘要： In a multi-channel current steering DA converter, e.g., a two-channel current steering DA converter, reference current sources Irefa and Irefb that can serve as current mirror sources for current sources Ia and Ib are provided in current source matrices 2a and 2b of the channels, respectively. During an operation, the reference current source Irefa or Irefb that is provided in the current source matrix of a channel that is not powered down is selected and used in accordance with control signals 6a and 6b. Therefore, even when one channel is powered down, the full-scale current of the other channel can be maintained at a constant value, i.e., unchanged.
摘要翻译：在多通道电流转向DA转换器中，例如双通道电流转向DA转换器，可以用作电流源Ia和Ib的电流镜源的参考电流源Irefa和Irefb在电流源矩阵2a和2b的电流源矩阵2a和2b中渠道。在操作期间，根据控制信号6a和6b选择并使用在未断电的信道的电流源矩阵中提供的参考电流源Irefa或Irefb。因此，即使一个通道断电，另一个通道的满量程电流可以保持在一个恒定的值，即不变。

7. 发明授权

US07764211B2 Current steering DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US07764211B2
公开(公告)日：2010-07-27
申请号：US12373213
申请日：2007-03-13
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/66
CPC分类号： H03M1/002 , H03M1/742
摘要： In a multi-channel current steering DA converter, e.g., a two-channel current steering DA converter, reference current sources Irefa and Irefb that can serve as current mirror sources for current sources Ia and Ib are provided in current source matrices 2a and 2b of the channels, respectively. During an operation, the reference current source Irefa or Irefb that is provided in the current source matrix of a channel that is not powered down is selected and used in accordance with control signals 6a and 6b. Therefore, even when one channel is powered down, the full-scale current of the other channel can be maintained at a constant value, i.e., unchanged.
摘要翻译：在多通道电流转向DA转换器中，例如双通道电流转向DA转换器，可以用作电流源Ia和Ib的电流镜源的参考电流源Irefa和Irefb在电流源矩阵2a和2b的电流源矩阵2a和2b中渠道。在操作期间，根据控制信号6a和6b选择并使用在未断电的信道的电流源矩阵中提供的参考电流源Irefa或Irefb。因此，即使一个通道断电，另一个通道的满量程电流可以保持在一个恒定的值，即不变。

8. 发明申请

US20090045993A1 CURRENT STEERING DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US20090045993A1
公开(公告)日：2009-02-19
申请号：US12089699
申请日：2006-03-13
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/12 , H03M1/00
CPC分类号： H03M1/002 , H03M1/662 , H03M1/745 , H03M1/747
摘要： A multi-channel current steering DAC (Digital-to-Analog Converter), for example, a 2-channel current steering DAC, includes a plurality of current sources I1, I2, . . . corresponding to the number of bits of a digital input signal DS in each of channels A, B. Each of the plurality of current sources I1, I2, . . . is formed by two small-current sources (I11, I12), (I21, I22), . . . . In the case where a full-scale current is limited to a small value in any of the channels, one of the two divided current sources is turned off by switches Sa1, Sa2. Accordingly, a full-scale current of each channel can be adjusted with a common bias circuit without degrading the resolution.
摘要翻译：多通道电流转向DAC（数模转换器），例如2通道电流转向DAC，包括多个电流源I1，I2。。。对应于每个通道A，B中的数字输入信号DS的位数。多个电流源I1，I2，...中的每一个。。。由两个小电流源（I11，I12），（I21，I22）形成。。。。在任何通道中将满量程电流限制为小值的情况下，两个分压电流源中的一个被开关Sa1，Sa2截止。因此，可以利用公共偏置电路来调节每个通道的满量程电流，而不会降低分辨率。

9. 发明授权

US07924199B2 Current steering DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US07924199B2
公开(公告)日：2011-04-12
申请号：US12819606
申请日：2010-06-21
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/66
CPC分类号： H03M1/002 , H03M1/742
摘要： In a multi-channel current steering DA converter, e.g., a two-channel current steering DA converter, reference current sources Irefa and Irefb that can serve as current mirror sources for current sources Ia and Ib are provided in current source matrices 2a and 2b of the channels, respectively. During an operation, the reference current source Irefa or Irefb that is provided in the current source matrix of a channel that is not powered down is selected and used in accordance with control signals 6a and 6b. Therefore, even when one channel is powered down, the full-scale current of the other channel can be maintained at a constant value, i.e., unchanged.
摘要翻译：在多通道电流转向DA转换器中，例如双通道电流转向DA转换器，可以用作电流源Ia和Ib的电流镜源的参考电流源Irefa和Irefb在电流源矩阵2a和2b的电流源矩阵2a和2b中渠道。在操作期间，根据控制信号6a和6b选择并使用在未断电的信道的电流源矩阵中提供的参考电流源Irefa或Irefb。因此，即使一个通道断电，另一个通道的满量程电流可以保持在一个恒定的值，即不变。

10. 发明申请

US20090184855A1 CURRENT STEERING DAC 有权
标题翻译：电流转向DAC
公开(公告)号：US20090184855A1
公开(公告)日：2009-07-23
申请号：US12373213
申请日：2007-03-13
申请人： Michiko Tokumaru , Heiji Ikoma
发明人： Michiko Tokumaru , Heiji Ikoma
IPC分类号： H03M1/66
CPC分类号： H03M1/002 , H03M1/742
摘要： In a multi-channel current steering DA converter, e.g., a two-channel current steering DA converter, reference current sources Irefa and Irefb that can serve as current mirror sources for current sources Ia and Ib are provided in current source matrices 2a and 2b of the channels, respectively. During an operation, the reference current source Irefa or Irefb that is provided in the current source matrix of a channel that is not powered down is selected and used in accordance with control signals 6a and 6b. Therefore, even when one channel is powered down, the full-scale current of the other channel can be maintained at a constant value, i.e., unchanged.
摘要翻译：在多通道电流转向DA转换器中，例如双通道电流转向DA转换器，可以用作电流源Ia和Ib的电流镜源的参考电流源Irefa和Irefb在电流源矩阵2a和2b的电流源矩阵2a和2b中渠道。在操作期间，根据控制信号6a和6b选择并使用在未断电的信道的电流源矩阵中提供的参考电流源Irefa或Irefb。因此，即使一个通道断电，另一个通道的满量程电流可以保持在一个恒定的值，即不变。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式