会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Multi-chip module architecture
    • 多芯片模块架构
    • US09478858B1
    • 2016-10-25
    • US13837934
    • 2013-03-15
    • James B. WestLee M. PaulsenDaniel L. WoodellMichael L. HagemanRussell D. WyseAdrian Hill
    • James B. WestLee M. PaulsenDaniel L. WoodellMichael L. HagemanRussell D. WyseAdrian Hill
    • H01Q3/00H01Q3/34
    • H01Q3/34G01S7/292G01S7/414G01S13/5244G01S13/581G01S13/953Y02A90/18
    • Electronically scanned arrays and multi-chip modules (MCMs) that may be used in such arrays are provided. One MCM may include a set of one or more first semiconductor components and a plurality of second semiconductor components. The first semiconductor component set is coupled to the plurality of second semiconductor components, and the first semiconductor component set is configured to control the plurality of second semiconductor components. Each of the plurality of second semiconductor components is accessible through a plurality of data strings providing communication between the first semiconductor component set and the plurality of second semiconductor components, each data string defining a unique path between the first semiconductor component set and the plurality of second semiconductor components, such that the plurality of data strings provide redundant data paths between the first semiconductor component set and the plurality of second semiconductor components.
    • 提供了可用于这种阵列的电子扫描阵列和多芯片模块(MCM)。 一个MCM可以包括一组一个或多个第一半导体部件和多个第二半导体部件。 第一半导体部件组耦合到多个第二半导体部件,并且第一半导体部件组被配置为控制多个第二半导体部件。 多个第二半导体部件中的每一个可通过提供第一半导体部件组和多个第二半导体部件之间的通信的多个数据串来访问,每个数据串在第一半导体部件组和多个第二半导体部件之间限定唯一的路径 半导体部件,使得多个数据串提供第一半导体部件组和多个第二半导体部件之间的冗余数据路径。
    • 10. 发明授权
    • Reconfigurable filter
    • 可重构过滤器
    • US09432126B1
    • 2016-08-30
    • US14314207
    • 2014-06-25
    • Russell D. WyseMichael L. Hageman
    • Russell D. WyseMichael L. Hageman
    • H04B10/69
    • H04B10/69H04B10/693
    • A receiver includes an interface for translating an optical signal into two differential electrical signals for a first amplifier. The first amplifier modifies the two differential electrical signals to produce a first signal that is the amplitude of difference between the two differential electrical signals, which contains the information from the optical signal. A variable gain track and hold amplifier (VGTHA) receives the first signal and a clock signal and provides a conditioned analog signal for digital processing. A clock source provides the clock signal, which is aligned with the peak amplitude of the first signal.
    • 接收机包括用于将光信号转换为用于第一放大器的两个差分电信号的接口。 第一放大器修改两个差分电信号以产生第一信号,其是包含来自光信号的信息的两个差分电信号之间的差的振幅。 可变增益跟踪和保持放大器(VGTHA)接收第一个信号和一个时钟信号,并提供经过调节的模拟信号进行数字处理。 时钟源提供与第一信号的峰值幅度对准的时钟信号。