会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • High capacity submicro-winchester fixed disk drive
    • 高容量亚微温芯固定磁盘驱动器
    • US5255136A
    • 1993-10-19
    • US710171
    • 1991-06-04
    • Michael G. MachadoRonald R. MoonThomas A. TacklindWilliam G. MoonBruce R. PetersonClifford M. GoldDaniel E. BarnardJames H. Do
    • Michael G. MachadoRonald R. MoonThomas A. TacklindWilliam G. MoonBruce R. PetersonClifford M. GoldDaniel E. BarnardJames H. Do
    • G11B5/596G11B20/18H03M13/15G06F1/00G11B5/584
    • G11B5/59655G11B20/1833H03M13/151
    • A miniature disk drive achieves storage densities of at least approximately 1700 tracks per inch per storage surface of a storage disk defining a series of radially extensive servo sectors embedded within circumferential zones of data tracks. The sectors are recorded at a constant data transfer rate while each zone has a data transfer rate adapted to disk radius. The drive includes a head and head positioner, a read preamplifier for amplifying analog signals read from, and for amplifying signals to be written to, a storage surface. A circuit board carries drive electronics including a read channel, a servo processing circuit for recovering head location information from the servo sectors, a data block sequencer for sequencing data blocks between a buffer and the storage surface, a buffer memory controller for controlling the buffer, a bus level interface circuit for transferring data blocks between the buffer and a host computer, and a programmed digital controller which functions within a head position servo loop and which also controls the sequencer, buffer controller and bus level interface circuit. As one feature, the servo sectors split data blocks into segments. Segment byte counts in each data block header are used by the sequencer automatically to assemble the segments into data blocks during read and to divide the blocks into segments during write. A single VLSI circuit including the sequencer, servo processing circuit, memory controller and an interface to the microcontroller is disclosed.
    • 微型磁盘驱动器实现存储盘的每个存储表面至少约1700个磁道的存储密度,该存储盘定义嵌入在数据磁道的周边区域内的一系列径向扩展的伺服扇区。 扇区以恒定的数据传输速率进行记录,而每个区域具有适用于磁盘半径的数据传输速率。 驱动器包括头和头定位器,用于放大从要写入的存储表面读取的信号和用于放大要写入的信号的读取前置放大器。 电路板载有包括读通道的驱动电子装置,用于从伺服扇区恢复头部位置信息的伺服处理电路,用于对缓冲器和存储表面之间的数据块进行排序的数据块定序器,用于控制缓冲器的缓冲存储器控制器, 用于在缓冲器和主机之间传送数据块的总线电平接口电路,以及在头位置伺服环路内起作用并且还控制定序器,缓冲器控制器和总线电平接口电路的编程数字控制器。 作为一个特征,伺服扇区将数据块分割成段。 每个数据块头部中的段字节计数自动由片段使用,以便在读取期间将段组合成数据块,并在写入期间将块划分为段。 公开了包括定序器,伺服处理电路,存储器控制器和到微控制器的接口的单个​​VLSI电路。
    • 5. 发明授权
    • High capacity disk file with embedded sector servo
    • 具有嵌入式扇区伺服功能的高容量磁盘文件
    • US4669004A
    • 1987-05-26
    • US834009
    • 1986-02-27
    • Ronald R. MoonMichael G. MachadoThomas G. CooperPatrick M. WeiherCurtis H. BrunerMark E. StryskoGregg J. UhlendorfSteven G. CampbellTuong T. QuanHoa V. Luong
    • Ronald R. MoonMichael G. MachadoThomas G. CooperPatrick M. WeiherCurtis H. BrunerMark E. StryskoGregg J. UhlendorfSteven G. CampbellTuong T. QuanHoa V. Luong
    • G11B5/55G11B5/596G11B5/56
    • G11B5/5965G11B5/5521
    • A high performance, low cost rotating disk data storage subsystem includes a head and disk assembly. A plurality of sectors in data tracks include a servo portion containing a prerecorded pattern of a plurality of repeating, time staggered, non-phase-coherent bursts, each burst having a predetermined integral fraction radial offset relative to the other bursts and having a constant frequency preamble field followed by a unique value field related to its burst spatial location. A head is positionable relative to the tracks in response to information derived from a servo portion, a programmed microcontroller supervisor for receives operational data storage and retrieval commands from a host system with which the subsystem is operationally associated and controls the position of the head during track seeking and following operations in response to servo information read by the head from each servo portion and further in response to the commands, an interface under the control of the microcontroller supervisor receives the commands and data blocks from the host system and for sending commands, status words and data blocks to the host system, a data sequencer and memory controller under the control of the microcontroller manages flow of data blocks to and from the disk via the head and stores the information read by the head means from said unique value fields for subsequent processing by the microcontroller. A servo burst pattern providing phase quadrature and absolute position information, a servo writer, a servo qualification area and a timer, a media defect management method, an amplitude measurement circuit, and a time division control program for the microcontroller are aspects of this invention.
    • 高性能,低成本的旋转盘数据存储子系统包括磁头和磁盘组件。 数据轨道中的多个扇区包括包含多个重复的,时间交错的非相位相干突发的预先记录的图形的伺服部分,每个突发具有相对于其它脉冲串的预定的积分分数径向偏移并具有恒定频率 前导字段后跟一个与其突发空间位置相关的唯一值字段。 响应于从伺服部分导出的信息,头部可相对于轨道定位,编程的微控制器管理器,用于从主机系统接收操作数据存储和检索命令,所述主机系统与子系统可操作地相关联并且控制头部在跟踪期间的位置 寻求和跟随操作响应于从每个伺服部分的头部读取的伺服信息,并且进一步响应于该命令,在微控制器主管的控制下的接口从主机系统接收命令和数据块,并发送命令,状态 到主机系统的字和数据块,在微控制器的控制下的数据定序器和存储器控制器经由磁头管理到磁盘的数据块的流动,并且存储由磁头装置从所述唯一值字段读取的信息用于后续 由微控制器进行处理。 提供相位正交和绝对位置信息的伺服突发模式,伺服写入器,伺服限定区域和定时器,介质缺陷管理方法,幅度测量电路和用于微控制器的时分控制程序是本发明的一个方面。
    • 8. 发明授权
    • Disk drive with improved error correction code
    • 磁盘驱动器具有改进的纠错码
    • US4730321A
    • 1988-03-08
    • US869005
    • 1986-05-30
    • Michael G. Machado
    • Michael G. Machado
    • G11B20/18H03M13/15G06F11/10
    • G11B20/1809H03M13/15
    • A rotating disk data storage subsystem is disclosed for recording and retrieving data in blocks of predetermined finite length, each block of data including an error correction code syndrome portion calculated in accordance with a predetermined Galois field error correction algorithm. The subsystem includes a data controller including a unitary, cyclic error correction code syndrome generator/decoder for processing each incoming byte of the block in accordance with the said error correction algorithm in a manner which tests for the presence of any errors and which generates error values from which the errors may be located and corrected. A microprocessor controller has access to the data controller for testing to determine if the generator has determined the presence of an error for an incoming block, and if so, for obtaining the error values. The microprocessor is programmed to process the error values to determine the location and nature of at least one error, and having access to the buffer memory whereby a data byte of the block including an error may be removed and a corrected byte substituted in its place.
    • 公开了用于以预定有限长度的块记录和检索数据的旋转磁盘数据存储子系统,每个数据块包括根据预定伽罗瓦域纠错算法计算的纠错码校验子部分。 该子系统包括一个数据控制器,该数据控制器包括一个统一的循环纠错码校验子发生器/解码器,用于根据所述误差校正算法处理块的每个输入字节,以测试存在任何错误并产生误差值 从中可以找到并纠正错误。 微处理器控制器可以访问数据控制器进行测试,以确定发生器是否确定了输入块的存在错误,如果是,则获取错误值。 微处理器被编程为处理错误值以确定至少一个错误的位置和性质,并且可以访问缓冲存储器,由此可以去除包括错误的块的数据字节,并且在其位置替换校正的字节。
    • 9. 发明授权
    • Integrated encoder decoder for variable length, zero run length limited
codes
    • 用于可变长度,零游程长度限制代码的集成编码器解码器
    • US4675652A
    • 1987-06-23
    • US850850
    • 1986-04-11
    • Michael G. Machado
    • Michael G. Machado
    • H03M5/14H03M7/00
    • H03M5/145
    • An encoder-decoder apparatus is disclosed for encoding and decoding code words of a predetermined code scheme in which which ONE bits thereof are separated by at least d ZERO bits and not more than k ZERO bits, in a serial bit stream path from and to components of serial data words each being of n parallel data bits in a data word transmission path, wherein the number of bits of each code word bears a three to two relation with respect to the number of bits of each component of the data word, and where n equals an even integer. The encoder-decoder includes an encode/decode clocked shift register connected to the serial bit stream path for receiving and framing each incoming code word and for putting out each framed incoming code word in parallel bit format, and for receiving each outgoing code word in parallel bit format and for putting out each outgoing code word into the serial bit stream path; an encode/decode serializing and deserializing shift register latch connected to the data word transmission path for receiving and latching each data word coming in from, and for receiving and latching each present data word going out to, the data word transmission path; an encoder for encoding, and a decoder for decoding. The serializing and deserializing shift register latch is clocked at a first rate corresponding to the latching of each incoming and outgoing data word of n bit length and a second rate by which the shift register latch is shifted by the number of bits of the data word component.
    • 公开了一种编码器 - 解码器装置,用于编码和解码预定编码方案中的码字,其中哪一个比特被分开至少d个零位且不超过k个零比特, 在数据字传输路径中各自具有n个并行数据位的串行数据字,其中每个码字的位数相对于数据字的每个分量的位数具有三到二个关系,并且其中 n等于偶数整数。 编码器 - 解码器包括连接到串行比特流路径的编码/解码时钟移位寄存器,用于接收和成帧每个输入码字并且以并行比特格式排出每个成帧的进入码字,并且用于并行地接收每个输出码字 并将每个输出码字放出到串行位流路径中; 连接到数据字传输路径的编码/解码序列化和反序列化移位寄存器锁存器,用于接收和锁存从数据字传输路径进入的每个数据字,以及接收和锁存每个出现的数据字; 用于编码的编码器和用于解码的解码器。 串行化和反序列化移位寄存器锁存器以对应于n位长度的每个输入和输出数据字的锁存的第一速率被计时,并且第二速率通过移位寄存器锁存器移位数据字分量的位数 。