会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • I2C MULTIPLEXER SWITCHING AS A FUNCTION OF CLOCK FREQUENCY
    • I2C多路复用器切换作为时钟频率的功能
    • US20140013151A1
    • 2014-01-09
    • US13541750
    • 2012-07-04
    • Michael DeCesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • Michael DeCesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • G06F1/04G06F13/36
    • G06F13/4282
    • In accordance with one embodiment of the invention, an I2C bus multiplexing circuit for use in an I2C bus interface can be provided. The I2C bus multiplexing circuit can facilitate multiplexer switching in an I2C bus interface by detecting a start command from an I2C master device via an I2C bus, buffering data from the I2C master device, detecting a clock frequency of a bus serial clock (SCL) line of the I2C master device, holding the serial data (SDA) line of the I2C master device in a clock stretch state and selecting a port based on the detected clock frequency of the SCL of the I2C master device. The method further can include sending the buffered data to an I2C slave device on the selected port. The method further can include receiving an acknowledgement from the I2C slave device on the selected port.
    • 根据本发明的一个实施例,可以提供用于I2C总线接口的I2C总线复用电路。 I2C总线复用电路可以通过I2C总线从I2C主器件检测启动命令,缓冲来自I2C主器件的数据,检测总线串行时钟(SCL)线的时钟频率,从而有助于I2C总线接口中的多路开关切换 的I2C主器件,将I2C主器件的串行数据(SDA)线保持在时钟拉伸状态,并根据检测到的I2C主器件SCL的时钟频率选择一个端口。 该方法还可以包括将所缓冲的数据发送到所选端口上的I2C从设备。 该方法还可以包括从所选端口上的I2C从设备接收确认。
    • 6. 发明授权
    • Distributed system and method for managing power usage among server data processing systems
    • 用于管理服务器数据处理系统中的电力使用的分布式系统和方法
    • US07467311B2
    • 2008-12-16
    • US11148579
    • 2005-06-09
    • Sumanta K. BahaliWarren D. BaileyJimmy G. Foster, Sr.Gregory D. Sellman
    • Sumanta K. BahaliWarren D. BaileyJimmy G. Foster, Sr.Gregory D. Sellman
    • G06F1/00G06F1/26G06F1/32
    • G06F1/3203
    • A distributed method and system for managing power usage among server data processing systems are disclosed. According to one embodiment, a server data processing system of a plurality of server data processing systems is provided, where the server data processing system comprises a power management communication port to communicatively couple the server data processing system to all other server data processing systems of the plurality of server data processing systems and a system management processor coupled to the power management communication port. In the described embodiment, the system management processor comprises communication logic configured to monitor power usage of all the other server data processing systems of the plurality, and power management logic configured to perform a power management operation on the server data processing system based upon the monitored power usage.
    • 公开了一种用于管理服务器数据处理系统中的电力使用的分布式方法和系统。 根据一个实施例,提供了多个服务器数据处理系统的服务器数据处理系统,其中服务器数据处理系统包括电源管理通信端口,用于将服务器数据处理系统通信地耦合到所有其他服务器数据处理系统 多个服务器数据处理系统和耦合到电源管理通信端口的系统管理处理器。 在所描述的实施例中,系统管理处理器包括被配置为监视所有其他服务器数据处理系统的功率使用的通信逻辑,以及被配置为基于所监视的服务器数据处理系统对服务器数据处理系统执行电力管理操作的电源管理逻辑 电力使用
    • 7. 发明授权
    • Controlling a plurality of serial peripheral interface (‘SPI’) peripherals using a single chip select
    • 使用单个芯片选择来控制多个串行外设接口(“SPI”)外设
    • US09411770B2
    • 2016-08-09
    • US13545581
    • 2012-07-10
    • Michael DecesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • Michael DecesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • G06F3/00G06F13/12G06F13/42
    • G06F13/4291
    • Controlling a plurality of serial peripheral interface (‘SPI’) peripherals using a single chip select in a computing system, the computing system including an SPI master, a first SPI peripheral, and a second SPI peripheral, wherein the first SPI peripheral is operatively coupled to the second SPI peripheral, including: receiving, by the first SPI peripheral, a signal from the SPI master; determining, by the first SPI peripheral, whether the first SPI peripheral is a primary SPI peripheral or a backup SPI peripheral; responsive to determining that the first SPI peripheral is the backup SPI peripheral, transmitting, by the first SPI peripheral to the second SPI peripheral, the signal; and responsive to determining that the first SPI peripheral is the primary SPI peripheral: servicing, by the first SPI peripheral, an instruction contained in the signal; and transmitting, by the first SPI peripheral to the second SPI peripheral, a response signal.
    • 计算系统中使用单个芯片选择来控制多个串行外设接口(“SPI”)外围设备,所述计算系统包括SPI主机,第一SPI外设和第二SPI外设,其中第一SPI外设可操作地耦合 到第二个SPI外设,包括:由第一个SPI外设接收来自SPI主机的信号; 由第一SPI外设确定第一个SPI外设是主SPI外设还是备用SPI外设; 响应于确定第一SPI外设是备用SPI外设,由第一SPI外设向第二SPI外设发送该信号; 并且响应于确定第一SPI外设是主SPI外设:由第一SPI外设处理包含在该信号中的指令; 以及由所述第一SPI外设向所述第二SPI外设发送响应信号。
    • 10. 发明申请
    • Controlling A Plurality Of Serial Peripheral Interface ('SPI') Peripherals Using A Single Chip Select
    • 使用单片选择控制多个串行外设接口(“SPI”)外设
    • US20140019644A1
    • 2014-01-16
    • US13545581
    • 2012-07-10
    • Michael DecesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • Michael DecesarisLuke D. RemisGregory D. SellmanSteven L. Vanderlinden
    • G06F3/00
    • G06F13/4291
    • Controlling a plurality of serial peripheral interface (‘SPI’) peripherals using a single chip select in a computing system, the computing system including an SPI master, a first SPI peripheral, and a second SPI peripheral, wherein the first SPI peripheral is operatively coupled to the second SPI peripheral, including: receiving, by the first SPI peripheral, a signal from the SPI master; determining, by the first SPI peripheral, whether the first SPI peripheral is a primary SPI peripheral or a backup SPI peripheral; responsive to determining that the first SPI peripheral is the backup SPI peripheral, transmitting, by the first SPI peripheral to the second SPI peripheral, the signal; and responsive to determining that the first SPI peripheral is the primary SPI peripheral: servicing, by the first SPI peripheral, an instruction contained in the signal; and transmitting, by the first SPI peripheral to the second SPI peripheral, a response signal.
    • 计算系统中使用单个芯片选择来控制多个串行外设接口(“SPI”)外围设备,所述计算系统包括SPI主机,第一SPI外设和第二SPI外设,其中第一SPI外设可操作地耦合 到第二个SPI外设,包括:由第一个SPI外设接收来自SPI主机的信号; 由第一SPI外设确定第一个SPI外设是主SPI外设还是备用SPI外设; 响应于确定第一SPI外设是备用SPI外设,由第一SPI外设向第二SPI外设发送该信号; 并且响应于确定第一SPI外设是主SPI外设:由第一SPI外设处理包含在该信号中的指令; 以及由所述第一SPI外设向所述第二SPI外设发送响应信号。