专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09473344B2 Circuit and method for setting data and their application to integrated circuit 有权
标题翻译：用于设置数据的电路和方法及其在集成电路中的应用
公开(公告)号：US09473344B2
公开(公告)日：2016-10-18
申请号：US12340443
申请日：2008-12-19
申请人： Ming-Yuh Yeh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang , Meng-Han Hsieh
发明人： Ming-Yuh Yeh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang , Meng-Han Hsieh
IPC分类号： G06F3/00 , G06F13/14 , H04L29/12 , G06F13/40 , H04L29/08
CPC分类号： H04L29/12254 , G06F13/4068 , G06F2213/0052 , H04L61/2038 , H04L69/32 , H04L69/324
摘要： An integrated circuit is disclosed, including at least one configuration pin, an interface circuit, a detecting circuit, a determining circuit and a storage unit. A physical layer circuit of the invention not only increases the flexibility of setting PHY addresses, but also reduces the number of configuration pins.
摘要翻译：公开了一种集成电路，包括至少一个配置引脚，接口电路，检测电路，确定电路和存储单元。本发明的物理层电路不仅增加了设置PHY地址的灵活性，而且还减少了配置引脚的数量。

2. 发明授权

US08094698B2 Method for generating a spread spectrum clock and apparatus thereof 有权
标题翻译：用于产生扩频时钟的方法及其装置
公开(公告)号：US08094698B2
公开(公告)日：2012-01-10
申请号：US12358261
申请日：2009-01-23
申请人： Meng-Han Hsieh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang
发明人： Meng-Han Hsieh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang
IPC分类号： H04B1/69
CPC分类号： H04B1/69 , G06F1/04
摘要： A method for generating a spread spectrum clock includes the steps of providing a reference clock having a reference period; generating a plurality of output clocks respectively having different phases according to the reference clock; generating a first/second control signal according to the reference clock and a spread spectrum clock and starting a first/second duration accordingly; during the first/second duration, outputting a first/second selecting signal representing a first/second predetermined sequence according to the first/second control signal, wherein the second predetermined sequence is a substantial reversed sequence of the first predetermined sequence; and during the first/second duration, sequentially outputting some or all of the output clocks as the spread spectrum clock according to the first/second predetermined sequence.
摘要翻译：一种用于产生扩频时钟的方法包括以下步骤：提供具有参考周期的参考时钟; 根据参考时钟产生分别具有不同相位的多个输出时钟; 根据参考时钟和扩频时钟产生第一/第二控制信号并相应地开始第一/第二持续时间; 在第一/第二持续时间期间，根据第一/第二控制信号输出表示第一/第二预定序列的第一/第二选择信号，其中第二预定序列是第一预定序列的实质上相反的顺序; 并且在第一/第二持续时间期间，根据第一/第二预定序列顺序地输出部分或全部输出时钟作为扩频时钟。

3. 发明申请

US20090164628A1 CIRCUIT AND METHOD FOR SETTING DATA AND THEIR APPLICATION TO INTEGRATED CIRCUIT 有权
标题翻译：用于设置数据的电路和方法及其在集成电路中的应用
公开(公告)号：US20090164628A1
公开(公告)日：2009-06-25
申请号：US12340443
申请日：2008-12-19
申请人： Ming-Yuh YEH , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang , Meng-Han Hsieh
发明人： Ming-Yuh YEH , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang , Meng-Han Hsieh
IPC分类号： G06F15/173
CPC分类号： H04L29/12254 , G06F13/4068 , G06F2213/0052 , H04L61/2038 , H04L69/32 , H04L69/324
摘要： An integrated circuit is disclosed, including at least one configuration pin, an interface circuit, a detecting circuit, a determining circuit and a storage unit. A physical layer circuit of the invention not only increases the flexibility of setting PHY addresses, but also reduces the number of configuration pins.
摘要翻译：公开了一种集成电路，包括至少一个配置引脚，接口电路，检测电路，确定电路和存储单元。本发明的物理层电路不仅增加了设置PHY地址的灵活性，而且还减少了配置引脚的数量。

4. 发明申请

US20090190631A1 METHOD FOR GENERATING A SPREAD SPECTRUM CLOCK AND APPARATUS THEREOF 有权
标题翻译：用于产生传播频谱时钟的方法及其装置
公开(公告)号：US20090190631A1
公开(公告)日：2009-07-30
申请号：US12358261
申请日：2009-01-23
申请人： Meng-Han Hsieh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang
发明人： Meng-Han Hsieh , Chi-Shun Weng , Ming-Je Li , Kai-Yi Fang
IPC分类号： H04B1/69
CPC分类号： H04B1/69 , G06F1/04
摘要： A method for generating a spread spectrum clock includes the steps of providing a reference clock having a reference period; generating a plurality of output clocks respectively having different phases according to the reference clock; generating a first/second control signal according to the reference clock and a spread spectrum clock and starting a first/second duration accordingly; during the first/second duration, outputting a first/second selecting signal representing a first/second predetermined sequence according to the first/second control signal, wherein the second predetermined sequence is a substantial reversed sequence of the first predetermined sequence; and during the first/second duration, sequentially outputting some or all of the output clocks as the spread spectrum clock according to the first/second predetermined sequence.
摘要翻译：一种用于产生扩频时钟的方法包括以下步骤：提供具有参考周期的参考时钟; 根据参考时钟产生分别具有不同相位的多个输出时钟; 根据参考时钟和扩频时钟产生第一/第二控制信号并相应地开始第一/第二持续时间; 在第一/第二持续时间期间，根据第一/第二控制信号输出表示第一/第二预定序列的第一/第二选择信号，其中第二预定序列是第一预定序列的实质上相反的顺序; 并且在第一/第二持续时间期间，根据第一/第二预定序列顺序地输出部分或全部输出时钟作为扩频时钟。

5. 发明申请

US20070211643A1 METHOD FOR DETERMINING CONNECTION STATUS OF WIRED NETWORK 有权
标题翻译：用于确定有线网络连接状态的方法
公开(公告)号：US20070211643A1
公开(公告)日：2007-09-13
申请号：US11682889
申请日：2007-03-07
申请人： Meng-Han Hsieh , Chi-Shun Weng , Liang-Wei Huang , Ming-Je Li
发明人： Meng-Han Hsieh , Chi-Shun Weng , Liang-Wei Huang , Ming-Je Li
IPC分类号： H04J1/16 , H04L12/66
CPC分类号： H04L43/0811 , H04L12/66 , H04L41/12
摘要： A method applied to a wired network including a first network device and a second network device is disclosed. The first and second network devices each include a first set of connection ends and a second set of connection ends. Firstly, the first network device transmits a specific signal pattern through its first set and second set of connection ends. Then, the first network device detects whether a signal is received at its first set and second set of connection ends. If it is determined that a signal is not received at the first set connection ends while a signal is received at the second set connection ends, the first network device determines that its second set of connection ends is not correctly coupled to the second set of connection ends of the second network device.
摘要翻译：公开了一种应用于包括第一网络设备和第二网络设备的有线网络的方法。第一和第二网络设备各自包括第一组连接端和第二组连接端。首先，第一网络设备通过其第一组和第二组连接端发送特定信号模式。然后，第一网络设备检测在其第一组和第二组连接结束时是否接收到信号。如果在第二设定连接处接收到信号时确定在第一设定连接处没有接收到信号，则第一网络设备确定其第二组连接端没有正确地耦合到第二组连接第二网络设备的端点。

6. 发明授权

US07675318B2 Configuration setting circuit and configuration setting method thereof 有权
标题翻译：配置设置电路及其配置设置方法
公开(公告)号：US07675318B2
公开(公告)日：2010-03-09
申请号：US12025577
申请日：2008-02-04
申请人： Chien-Chih Chen , Chi-Shun Weng , Meng-Han Hsieh , Ming-Je Li
发明人： Chien-Chih Chen , Chi-Shun Weng , Meng-Han Hsieh , Ming-Je Li
IPC分类号： H03K19/173
CPC分类号： H03K19/1733
摘要： A configuration setting circuit and the method thereof, in which the configuration setting circuit includes a clock generator, a plurality of terminals, and a frequency detector coupled to a terminal. The clock generator is used to generate multiple clock signals with different frequencies, and output through the terminals. One input signal is inputted to the frequency detector through the terminal coupled to the frequency detector, so that the frequency detector can output at least two-bit configuration signal corresponding to the frequency of the input signal to set the operation mode.
摘要翻译：一种配置设置电路及其方法，其中配置设置电路包括时钟发生器，多个终端和耦合到终端的频率检测器。时钟发生器用于产生具有不同频率的多个时钟信号，并通过端子输出。一个输入信号通过耦合到频率检测器的端子输入到频率检测器，使得频率检测器可以输出与输入信号的频率对应的至少两位配置信号以设置操作模式。

7. 发明申请

US20090198754A1 Order adaptive finite impulse response filter and operating method thereof 有权
标题翻译：自适应有限脉冲响应滤波器及其操作方法
公开(公告)号：US20090198754A1
公开(公告)日：2009-08-06
申请号：US12322503
申请日：2009-02-03
申请人： Rong-Jen Chang , Chi-Shun Weng , Ming-Je Li , Meng-Han Hsieh
发明人： Rong-Jen Chang , Chi-Shun Weng , Ming-Je Li , Meng-Han Hsieh
IPC分类号： G06F17/10
CPC分类号： H03H17/0294 , H03H21/0012
摘要： A device for allocating a number of taps of a designated finite impulse response filter is disclosed. The device comprises a plurality of designated finite impulse response filters having fixed number of taps, a plurality of allocation finite impulse response filters having fixed number of taps, a control unit and an estimate unit. Depending on intensities of responses to interferences, at least one of the allocation FIR filters may be coupled in series to any one of the designated finite impulse response filters, thereby to provide a signal having excellent quality.
摘要翻译：公开了一种用于分配指定的有限脉冲响应滤波器的抽头的装置。该装置包括具有固定数量的抽头的多个指定的有限脉冲响应滤波器，具有固定数量的抽头的多个分配有限脉冲响应滤波器，控制单元和估计单元。根据对干扰的响应的强度，分配FIR滤波器中的至少一个可以与指定的有限脉冲响应滤波器中的任何一个串联耦合，从而提供具有优良品质的信号。

8. 发明授权

US08285772B2 Order adaptive finite impulse response filter and operating method thereof 有权
标题翻译：自适应有限脉冲响应滤波器及其操作方法
公开(公告)号：US08285772B2
公开(公告)日：2012-10-09
申请号：US12322503
申请日：2009-02-03
申请人： Rong-Jen Chang , Chi-Shun Weng , Ming-Je Li , Meng-Han Hsieh
发明人： Rong-Jen Chang , Chi-Shun Weng , Ming-Je Li , Meng-Han Hsieh
IPC分类号： G06F17/10
CPC分类号： H03H17/0294 , H03H21/0012
摘要： A device for allocating a number of taps of a designated finite impulse response filter is disclosed. The device comprises a plurality of designated finite impulse response filters having fixed number of taps, a plurality of allocation finite impulse response filters having fixed number of taps, a control unit and an estimate unit. Depending on intensities of responses to interferences, at least one of the allocation FIR filters may be coupled in series to any one of the designated finite impulse response filters, thereby to provide a signal having excellent quality.
摘要翻译：公开了一种用于分配指定的有限脉冲响应滤波器的抽头的装置。该装置包括具有固定数量的抽头的多个指定的有限脉冲响应滤波器，具有固定数量的抽头的多个分配有限脉冲响应滤波器，控制单元和估计单元。根据对干扰的响应的强度，分配FIR滤波器中的至少一个可以与指定的有限脉冲响应滤波器中的任何一个串联耦合，从而提供具有优良品质的信号。

9. 发明授权

US08942110B2 Method for determining connection status of wired network 有权
标题翻译：确定有线网络连接状态的方法
公开(公告)号：US08942110B2
公开(公告)日：2015-01-27
申请号：US11682889
申请日：2007-03-07
申请人： Meng-Han Hsieh , Chi-Shun Weng , Liang-Wei Huang , Ming-Je Li
发明人： Meng-Han Hsieh , Chi-Shun Weng , Liang-Wei Huang , Ming-Je Li
IPC分类号： G01R31/08 , H04L12/66 , H04L12/24
CPC分类号： H04L43/0811 , H04L12/66 , H04L41/12
摘要： A method applied to a wired network including a first network device and a second network device is disclosed. The first and second network devices each include a first set of connection ends and a second set of connection ends. Firstly, the first network device transmits a specific signal pattern through its first set and second set of connection ends. Then, the first network device detects whether a signal is received at its first set and second set of connection ends. If it is determined that a signal is not received at the first set connection ends while a signal is received at the second set connection ends, the first network device determines that its second set of connection ends is not correctly coupled to the second set of connection ends of the second network device.
摘要翻译：公开了一种应用于包括第一网络设备和第二网络设备的有线网络的方法。第一和第二网络设备各自包括第一组连接端和第二组连接端。首先，第一网络设备通过其第一组和第二组连接端发送特定信号模式。然后，第一网络设备检测在其第一组和第二组连接结束时是否接收到信号。如果在第二设定连接处接收到信号时确定在第一设定连接处没有接收到信号，则第一网络设备确定其第二组连接端没有正确地耦合到第二组连接第二网络设备的端点。

10. 发明授权

US07609041B2 Automatic voltage control circuit and method thereof 有权
标题翻译：自动电压控制电路及其方法
公开(公告)号：US07609041B2
公开(公告)日：2009-10-27
申请号：US11772233
申请日：2007-07-01
申请人： Meng-Han Hsieh , Chi-Shun Weng
发明人： Meng-Han Hsieh , Chi-Shun Weng
IPC分类号： G05F1/00
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172
摘要： An automatic voltage control circuit controls a power supply unit to adjust a supply voltage provided by the power supply unit. The automatic voltage control circuit includes an oscillating unit, a frequency-comparing unit, and a control unit. The oscillating unit generates an oscillating signal. The frequency-comparing unit compares the oscillating frequency of the oscillating signal with at least one predetermined threshold frequency. The control unit controls the power supply unit to adjust the supply voltage according to the comparing result generated by the frequency-comparing unit.
摘要翻译：自动电压控制电路控制电源单元来调节由电源单元提供的电源电压。自动电压控制电路包括振荡单元，频率比较单元和控制单元。振荡单元产生振荡信号。频率比较单元将振荡信号的振荡频率与至少一个预定阈值频率进行比较。控制单元控制电源单元根据频率比较单元生成的比较结果调节电源电压。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式