会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Reset circuit of semiconductor circuit
    • 半导体电路复位电路
    • US06690220B2
    • 2004-02-10
    • US09894840
    • 2001-06-29
    • Masanobu KuboshimaKeisuke TanakaToshihiko Maruoka
    • Masanobu KuboshimaKeisuke TanakaToshihiko Maruoka
    • H03K302
    • H03K17/18H03K17/22
    • A reset circuit of a semiconductor circuit for reliably resetting plural reset target circuits in the semiconductor circuit, even when a surge noise signal having a short pulse length or the like is input to the reset circuit, the reset circuit including a reset signal control circuit for controlling timing of deactivating a reset instruction signal for resetting plural reset target circuits in the semiconductor circuit. Respective reset target circuits are for outputting reset completion signals to the reset signal control circuit when the respective reset target circuits have been reset. The reset signal control circuit also is for deactivating the reset instruction signal when all of the reset completion signals have been activated.
    • 即使当具有短脉冲长度等的浪涌噪声信号被输入到复位电路时,半导体电路的复位电路可靠地复位半导体电路中的多个复位目标电路,复位电路包括一个复位信号控制电路 控制用于复位半导体电路中的多个复位目标电路的复位指令信号的定时。 各复位目标电路用于在复位目标电路复位时将复位完成信号输出到复位信号控制电路。 复位信号控制电路也用于当所有复位完成信号都被激活时,使复位指令信号无效。
    • 3. 发明授权
    • On-screen display device
    • 屏幕显示设备
    • US07009617B2
    • 2006-03-07
    • US10814191
    • 2004-04-01
    • Satoru KotaniToshihiko MaruokaKeisuke Tanaka
    • Satoru KotaniToshihiko MaruokaKeisuke Tanaka
    • G09G5/22
    • G09G5/222
    • An on-screen display device that can effectively utilize a video RAM area. This on-screen display device includes a video RAM that holds character data of desired characters that are to be displayed; a display character setting unit for locating the number of bits as many as the remainder that is obtained by dividing character data corresponding to one character by the number of bits that can be read at one-time access from the video RAM, collectively by one line in the video RAM; buffers for storing a part of character data of the respective characters; a character generator ROM for outputting font data corresponding to the character codes; and a display control unit for reading character data from the video RAM via the buffers at the display of the characters, and reading the font data that are created by the character generator ROM, thereby outputting an on-screen output signal.
    • 可以有效利用视频RAM区域的屏幕显示装置。 该屏幕显示装置包括保存要显示的期望字符的字符数据的视频RAM; 显示字符设置单元,用于将通过将与一个字符相对应的字符数据除以可从视频RAM一次访问的可读取的位数获得的剩余部分的位数多于一行, 在视频RAM中; 用于存储各个字符的字符数据的一部分的缓冲器; 字符发生器ROM,用于输出与字符代码对应的字体数据; 以及显示控制单元,用于经由显示字符的缓冲器从视频RAM读取字符数据,并读取由字符发生器ROM创建的字体数据,从而输出屏上输出信号。
    • 4. 发明申请
    • On-screen display device
    • 屏幕显示设备
    • US20050134596A1
    • 2005-06-23
    • US10814191
    • 2004-04-01
    • Satoru KotaniToshihiko MaruokaKeisuke Tanaka
    • Satoru KotaniToshihiko MaruokaKeisuke Tanaka
    • G06F13/00G09G5/00G09G5/22G09G5/24G09G5/30G09G5/37H04N5/445
    • G09G5/222
    • An on-screen display device that can effectively utilize a video RAM area. This on-screen display device includes a video RAM that holds character data of desired characters that are to be displayed; a display character setting unit for locating the number of bits as many as the remainder that is obtained by dividing character data corresponding to one character by the number of bits that can be read at one-time access from the video RAM, collectively by one line in the video RAM; buffers for storing a part of character data of the respective characters; a character generator ROM for outputting font data corresponding to the character codes; and a display control unit for reading character data from the video RAM via the buffers at the display of the characters, and reading the font data that are created by the character generator ROM, thereby outputting an on-screen output signal.
    • 可以有效利用视频RAM区域的屏幕显示装置。 该屏幕显示装置包括保存要显示的期望字符的字符数据的视频RAM; 显示字符设置单元,用于将通过将与一个字符相对应的字符数据除以可从视频RAM一次访问的可读取的位数获得的剩余部分的位数多于一行, 在视频RAM中; 用于存储各个字符的字符数据的一部分的缓冲器; 字符发生器ROM,用于输出与字符代码对应的字体数据; 以及显示控制单元,用于经由显示字符的缓冲器从视频RAM读取字符数据,并读取由字符发生器ROM创建的字体数据,从而输出屏上输出信号。
    • 5. 发明授权
    • On-screen display device
    • 屏幕显示设备
    • US07170564B2
    • 2007-01-30
    • US10752509
    • 2004-01-08
    • Toshihiko MaruokaKeisuke Tanaka
    • Toshihiko MaruokaKeisuke Tanaka
    • H04N5/445G09G5/22G09G5/36G06T11/00H04N9/76H04N9/74
    • G09G5/225G09G5/222H04N5/44504
    • This invention provides an on-screen display device that can display an increased number of types of characters without enlarging the video RAM area. This on-screen display device includes a character generator ROM that has n (n is an integer that is equal to or larger than 3) areas, a flag holding unit that outputs an area designation flag for designating a desired number of desired areas among the n areas in the character generator ROM, a display character setting unit that writes a desired character code at a predetermined position in a video RAM, and a display control unit that reads the character code from the video RAM, reads font data corresponding to the read character code from an area in the character generator ROM, which is indicated by the area designation flag outputted from the flag holding unit, and outputs an on-screen output signal using the font data.
    • 本发明提供一种屏幕显示装置,其可以在不放大视频RAM区域的情况下显示增加数量的字符类型。 该屏幕显示装置包括具有n(n为3以上的整数)区域的字符发生器ROM,标志保持单元,输出用于指定所需区域的期望数量的区域指定标志 字符发生器ROM中的n个区域,在视频RAM中的预定位置写入期望的字符代码的显示字符设置单元和从视频RAM读取字符代码的显示控制单元读取与读取的字体数据相对应的字体数据 字符代码从字符发生器ROM中的区域指示,由标志保持单元输出的区域指定标志指示,并使用字体数据输出屏幕上的输出信号。
    • 7. 发明授权
    • Arbitrated access to memory shared by a processor and a data flow
    • 仲裁访问由处理器和数据流共享的内存
    • US08412891B2
    • 2013-04-02
    • US12916668
    • 2010-11-01
    • Masayuki DemuraHisato MatsuoKeisuke Tanaka
    • Masayuki DemuraHisato MatsuoKeisuke Tanaka
    • G06F12/12G06F13/18G06F13/34
    • G06F13/161G06F13/1673Y02D10/14
    • Memory access arbitration allowing a shared memory to be used both as a memory for a processor and as a buffer for data flows, including an arbiter unit that makes assignment for access requests to the memory sequentially and transfers blocks of data in one round-robin cycle according to bandwidths required for the data transfers, sets priorities for the transfer blocks so that the bandwidths required for the data transfers are met by alternate transfer of the transfer blocks, and executes an access from the processor with an upper limit set for the number of access times from the processor to the memory in one round-robin cycle so that the access from the processor with the highest priority and with a predetermined transfer length exerts less effect on bandwidths for data flow transfers in predetermined intervals between the transfer blocks.
    • 存储器访问仲裁允许共享存储器既用作处理器的存储器又用作数据流的缓冲器,包括仲裁器单元,其顺序地对存储器的访问请求进行分配,并在一个循环周期中传送数据块 根据数据传输所需的带宽,设置传输块的优先级,使得通过传输块的交替传送来满足数据传输所需的带宽,并且执行对处理器的访问,其具有为 在一个循环周期中从处理器到存储器的访问时间,使得来自具有最高优先级并且具有预定传送长度的处理器的访问对传输块之间的预定间隔中的数据流传输的带宽的影响较小。