专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08417929B2 System for selecting a server from a plurality of server groups to provide a service to a user terminal based on a boot mode indicated in a boot information from the user terminal 失效
标题翻译：用于从多个服务器组中选择服务器的系统，用于基于来自用户终端的引导信息中指示的引导模式向用户终端提供服务
公开(公告)号：US08417929B2
公开(公告)日：2013-04-09
申请号：US12718264
申请日：2010-03-05
申请人： Masaharu Ukeda , Souichi Takashige
发明人： Masaharu Ukeda , Souichi Takashige
IPC分类号： G06F9/00 , G06F15/177
CPC分类号： G06F9/4416 , G06F9/45533
摘要： A cloud computing system is provided in order to meet the requirement for efficiently processing a large amount of information, and to meet the requirement for stable performance. This is achieved by a computer system including a user terminal, a plurality of servers connected to the user terminal through a network to provide services to the user terminal, and a management device for managing a server for providing a service to the user terminal. In the computer system, the user terminal transmits the boot information indicating one boot mode among fix boot, first boot, and not-first boot, to the management device. The management device selects a server for providing a service to the user terminal based on the boot information. Then, the selected server provides the service to the user terminal.
摘要翻译：提供云计算系统，以满足高效处理大量信息的需求，满足稳定性能要求。这通过包括用户终端，通过网络连接到用户终端的多个服务器来向用户终端提供服务的计算机系统以及用于管理服务器以向用户终端提供服务的管理设备来实现。在计算机系统中，用户终端将指示一个引导模式的引导信息在修复引导，第一引导和不首先引导之间传送到管理装置。管理设备基于引导信息选择用于向用户终端提供服务的服务器。然后，所选择的服务器向用户终端提供服务。

2. 发明申请

US20080313487A1 PROCESSING DEVICE AND CLOCK CONTROL METHOD 失效
标题翻译：处理装置和时钟控制方法
公开(公告)号：US20080313487A1
公开(公告)日：2008-12-18
申请号：US12136988
申请日：2008-06-11
申请人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota
发明人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota
IPC分类号： G06F1/08
CPC分类号： G06F1/24 , G06F1/04
摘要： A processing device comprises an interface and its control circuit for performing data transfer in synchronization with an external clock, an internal oscillator, and an interface and its control circuit for performing data transfer by using an internal clock generated by the internal oscillator. In the processing device, a clock control circuit that switches a system clock between the internal clock and the external clock in accordance with the interface is provided. When the system clock is switched, the switching is performed after the CPU is set in a sleep state, and after the switching is completed, the sleep state of the CPU is released to restart the operation.
摘要翻译：处理装置包括与外部时钟同步的数据传送接口及其控制电路，内部振荡器和接口及其控制电路，用于通过内部振荡器产生的内部时钟进行数据传输。在处理装置中，提供了根据接口在内部时钟和外部时钟之间切换系统时钟的时钟控制电路。当系统时钟切换时，在CPU设置为休眠状态之后进行切换，在切换完成后，释放CPU的休眠状态以重启动作。

3. 发明授权

US07418602B2 Memory card 失效
标题翻译：存储卡
公开(公告)号：US07418602B2
公开(公告)日：2008-08-26
申请号：US10868960
申请日：2004-06-17
申请人： Satoshi Yoshida , Kunihiro Katayama , Akira Kanehira , Masaharu Ukeda
发明人： Satoshi Yoshida , Kunihiro Katayama , Akira Kanehira , Masaharu Ukeda
IPC分类号： G06F21/00
CPC分类号： G06F21/78 , G06F21/31 , G06F2221/2143
摘要： In order to protect the user security data, provided is a memory card capable of preventing the data leakage to a third party not having the access authority by imposing the limitation on the number of password authentications and automatically erasing the data. In a system comprised of a multimedia card and a host machine electrically connected to the multimedia card and controlling the operations of the multimedia card, a retry counter for storing the number of password authentication failures is provided and the upper limit of the number of failures is registered in a register. When passwords are repeatedly entered once, twice, . . . and n times and the retry counter which counts the entries reaches the upper limit of the number of failures, the data is automatically erased so as not to leave the data in the flash memory.
摘要翻译：为了保护用户安全数据，提供了一种能够通过对密码认证数量进行限制并自动擦除数据来防止数据泄漏给不具有访问权限的第三方的存储卡。在由多媒体卡和与多媒体卡电连接并控制多媒体卡的操作的主机构成的系统中，提供用于存储密码认证失败次数的重试计数器，故障次数的上限为注册登记。当密码重复输入一次，两次，。。。并且n次，对条目进行计数的重试计数器达到故障次数的上限，数据被自动擦除，以便不将数据留在闪存中。

4. 发明授权

US08015428B2 Processing device and clock control method 失效
标题翻译：处理装置和时钟控制方法
公开(公告)号：US08015428B2
公开(公告)日：2011-09-06
申请号：US12136988
申请日：2008-06-11
申请人： Yoshinori Mochizuki , Masaharu Ukeda , Shigemasa Shiota
发明人： Yoshinori Mochizuki , Masaharu Ukeda , Shigemasa Shiota
IPC分类号： G06F1/04
CPC分类号： G06F1/24 , G06F1/04
摘要： A processing device comprises an interface and its control circuit for performing data transfer in synchronization with an external clock, an internal oscillator, and an interface and its control circuit for performing data transfer by using an internal clock generated by the internal oscillator. In the processing device, a clock control circuit that switches a system clock between the internal clock and the external clock in accordance with the interface is provided. When the system clock is switched, the switching is performed after the CPU is set in a sleep state, and after the switching is completed, the sleep state of the CPU is released to restart the operation.
摘要翻译：处理装置包括与外部时钟同步的数据传送接口及其控制电路，内部振荡器和接口及其控制电路，用于通过内部振荡器产生的内部时钟进行数据传输。在处理装置中，提供了根据接口在内部时钟和外部时钟之间切换系统时钟的时钟控制电路。当系统时钟切换时，在CPU设置为休眠状态之后进行切换，在切换完成后，释放CPU的休眠状态以重启动作。

5. 发明申请

US20070014397A1 Storage device and information processing device 审中-公开
标题翻译：存储设备和信息处理设备
公开(公告)号：US20070014397A1
公开(公告)日：2007-01-18
申请号：US11478628
申请日：2006-07-03
申请人： Masaharu Ukeda , Satoshi Yoshida , Yoshinori Mochizuki
发明人： Masaharu Ukeda , Satoshi Yoshida , Yoshinori Mochizuki
IPC分类号： H04L9/30 , G06F12/00
CPC分类号： G06F21/606 , G06F21/10 , G06F21/78
摘要： A memory card, which is a storage device connectable to a terminal, includes a buffer memory in which externally-provided data is stored, a flash memory, and a controller which controls reading and writing of data from and to these memories. The controller saves a divided input data in the non-volatile memory in accordance with a result of determination regarding data size information contained in a first divided input data of data externally inputted for a security process and a data management size of the storage device, and the controller reads the saved data to the memory for performing the security process when it receives an n-th divided input data.
摘要翻译：作为可连接到终端的存储装置的存储卡包括其中存储有外部提供的数据的缓冲存储器，闪速存储器和控制从这些存储器读取和写入数据的控制器。控制器根据关于包含在安全处理的外部输入的数据的第一分割输入数据和存储装置的数据管理大小的数据大小信息的确定结果，将分割的输入数据保存在非易失性存储器中，以及当接收到第n个划分的输入数据时，控制器将保存的数据读取到存储器以执行安全处理。

6. 发明授权

US07558110B2 IC module and cellular phone 失效
标题翻译： IC模块和手机
公开(公告)号：US07558110B2
公开(公告)日：2009-07-07
申请号：US11740961
申请日：2007-04-27
申请人： Nagamasa Mizushima , Kunihiro Katayama , Masaharu Ukeda , Yoshinori Mochizuki
发明人： Nagamasa Mizushima , Kunihiro Katayama , Masaharu Ukeda , Yoshinori Mochizuki
IPC分类号： G11C16/04
CPC分类号： G06K19/0723 , G06K19/07 , G06K19/072 , G06Q20/105
摘要： In a SIM card having a flash memory chip, a memory controller chip, and contact/contactless card interfaces, the memory controller chip has a function of executing user authentication of a host equipment, executes processing of data transmitted through the contactless IC card interface (executing reading or writing of data to the flash memory chip) using power supplied from the host equipment to the contact IC card interface, and executes initialization of the flash memory chip between activation of the host equipment and completion of user authentication instructed by the host equipment.
摘要翻译：在具有闪速存储器芯片，存储器控制器芯片和接触/非接触卡接口的SIM卡中，存储器控制器芯片具有执行主机设备的用户认证的功能，执行通过非接触IC卡接口传输的数据的处理（使用从主机设备向接触式IC卡接口提供的电力执行对闪存芯片的数据读取或写入，并且在主机设备激活和主机设备指示的用户认证完成之间执行闪存芯片的初始化。

7. 发明授权

US07415729B2 Storage device 失效
标题翻译：储存设备
公开(公告)号：US07415729B2
公开(公告)日：2008-08-19
申请号：US10463768
申请日：2003-06-18
申请人： Masaharu Ukeda , Motoyasu Tsunoda , Nagamasa Mizushima , Kunihiro Katayama
发明人： Masaharu Ukeda , Motoyasu Tsunoda , Nagamasa Mizushima , Kunihiro Katayama
IPC分类号： G06F7/04
CPC分类号： G06F21/78 , G06F21/10 , G06F21/62
摘要： A storage device allows expanding user utilizable applications by storing information permitted to be read according to a certificate and information permitted to be read according to information determined by a user. An information distributor receives a certificate from the storage device and after verifying the certificate, transmits data of a license and access control conditions to the storage device. After receiving data of a certificate from an information browser, verifying the certificate and imposing a limit on access based upon one of access control conditions, the storage device transmits data of the license and the other to the information browser. The information browser permits utilization of the license under the limitation defined by the access control condition. The certificate includes either or both of a certificate approved by a certificate authority and a PIN (personal identifying number) determined by the user.
摘要翻译：存储装置允许通过根据由用户确定的信息根据证书和允许读取的信息来存储允许读取的信息来扩展用户可利用的应用。信息分配器从存储装置接收证书，并且在验证证书之后，向存储装置发送许可证和访问控制条件的数据。在从信息浏览器接收到证书的数据之后，根据访问控制条件之一验证证书和强制访问限制，存储设备将许可证的数据传送给信息浏览器。信息浏览器允许在由访问控制条件定义的限制下使用许可证。证书包括证书颁发机构批准的证书和用户确定的PIN（个人识别号码）中的一个或两个。

8. 发明申请

US20100034024A1 Control Method For Nonvolatile Memory and Semiconductor Device 有权
标题翻译：非易失性存储器和半导体器件的控制方法
公开(公告)号：US20100034024A1
公开(公告)日：2010-02-11
申请号：US12494817
申请日：2009-06-30
申请人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota
发明人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota
IPC分类号： G11C7/00 , G06F12/00
CPC分类号： G11C16/10 , G11C16/105
摘要： In a nonvolatile memory, the threshold is restored to a state before changing, without increasing number of writing undesirably. In a system including a nonvolatile memory, a random number generator, and a controller accessible to the nonvolatile memory, every time access to the nonvolatile memory is performed, the controller determines a refresh-targeted area, based on a random number generated by the random number generator. The controller is made to perform refresh control to re-write to the refresh-targeted area. By such refresh control, the threshold is restored to a state before changing, without increasing the number of writing undesirably.
摘要翻译：在非易失性存储器中，阈值恢复到改变之前的状态，而不增加写入次数。在包括非易失性存储器，随机数发生器和非易失性存储器可访问的控制器的系统中，每次执行对非易失性存储器的访问时，控制器基于随机数产生的随机数来确定刷新目标区域数字发生器。使控制器执行刷新控制以重新写入刷新目标区域。通过这种刷新控制，阈值恢复到改变之前的状态，而不增加写入次数。

9. 发明申请

US20090144834A1 DATA PROCESSING CIRCUIT AND COMMUNICATION MOBILE TERMINAL DEVICE 审中-公开
标题翻译：数据处理电路和通信移动终端设备
公开(公告)号：US20090144834A1
公开(公告)日：2009-06-04
申请号：US12271099
申请日：2008-11-14
申请人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota , Takeo Kon
发明人： Yoshinori MOCHIZUKI , Masaharu Ukeda , Shigemasa Shiota , Takeo Kon
IPC分类号： H04L9/32 , H04M1/00 , G06F12/02
CPC分类号： G11C16/22 , G11C16/225
摘要： A data processing circuit includes a rewritable nonvolatile memory and a controller performing nonvolatile memory control and external interface control. A first detector and a second detector are employed to detect respectively whether the operation of the data processing circuit deviates from a first operating condition and a second operating condition, wherein the second operating condition is severer than the first operating condition. When the first detector detects deviation from the first operating condition, reset is instructed to the controller. When the second detector detects deviation from the second operating condition, the controller backs up an internal state and imposes a restriction on external access to a storage region of the nonvolatile memory. Accordingly, when operation of the microcontroller deviates from specific operating conditions within an operation guarantee range and performance degradation is exhibited, an unauthorized access to the data inside the microcontroller can be suppressed.
摘要翻译：数据处理电路包括可重写非易失性存储器和执行非易失性存储器控制和外部接口控制的控制器。采用第一检测器和第二检测器来检测数据处理电路的操作是否偏离第一操作条件和第二操作条件，其中第二操作条件比第一操作条件更严格。当第一检测器检测到与第一操作条件的偏差时，向控制器指示复位。当第二检测器检测到与第二操作条件的偏差时，控制器备份内部状态并对对非易失性存储器的存储区域的外部访问施加限制。因此，当微控制器的操作在操作保证范围内偏离特定操作条件并且表现出性能下降时，可以抑制对微控制器内的数据的未经授权的访问。

10. 发明申请

US20080301817A1 MEMORY CARD 有权
标题翻译：存储卡
公开(公告)号：US20080301817A1
公开(公告)日：2008-12-04
申请号：US12182123
申请日：2008-07-29
申请人： Satoshi Yoshida , Kunihiro Katayama , Akira Kanehire , Masaharu Ukeda
发明人： Satoshi Yoshida , Kunihiro Katayama , Akira Kanehire , Masaharu Ukeda
IPC分类号： G06F21/00
CPC分类号： G06F21/78 , G06F21/31 , G06F2221/2143
摘要： In order to protect the user security data, provided is a memory card capable of preventing the data leakage to a third party not having the access authority by imposing the limitation on the number of password authentications and automatically erasing the data. In a system comprised of a multimedia card and a host machine electrically connected to the multimedia card and controlling the operations of the multimedia card, a retry counter for storing the number of password authentication failures is provided and the upper limit of the number of failures is registered in a register. When passwords are repeatedly entered once, twice, . . . and n times and the retry counter which counts the entries reaches the upper limit of the number of failures, the data is automatically erased so as not to leave the data in the flash memory.
摘要翻译：为了保护用户安全数据，提供了一种能够通过对密码认证数量进行限制并自动擦除数据来防止数据泄漏给不具有访问权限的第三方的存储卡。在由多媒体卡和与多媒体卡电连接并控制多媒体卡的操作的主机构成的系统中，提供用于存储密码认证失败次数的重试计数器，故障次数的上限为注册登记。当密码重复输入一次，两次，。。。并且n次，对条目进行计数的重试计数器达到故障次数的上限，数据被自动擦除，以便不将数据留在闪存中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式