专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100237419A1 Static Random Access Memory (SRAM) Cell and Method for Forming Same 有权
标题翻译：静态随机存取存储器（SRAM）单元及其形成方法
公开(公告)号：US20100237419A1
公开(公告)日：2010-09-23
申请号：US12408193
申请日：2009-03-20
申请人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
发明人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
IPC分类号： H01L27/11 , H01L21/768
CPC分类号： H01L27/088 , H01L27/0207 , H01L27/0886 , H01L27/11 , H01L27/1104
摘要： In accordance with an embodiment of the present invention, a static random access memory (SRAM) cell comprises a first pull-down transistor, a first pull-up transistor, a first pass-gate transistor, a second pull-down transistor, a second pull-up transistor, a second pass-gate transistor, a first linear intra-cell connection, and a second linear intra-cell connection. Active areas of the transistors are disposed in a substrate, and longitudinal axes of the active areas of the transistors are all parallel. The first linear intra-cell connection electrically couples the active area of the first pull-down transistor, the active area of the first pull-up transistor, and the active area of the first pass-gate transistor to a gate electrode of the second pull-down transistor and a gate electrode of the second pull-up transistor. The second linear intra-cell connection electrically couples the active area of the second pull-down transistor, the active area of the second pull-up transistor, and the active area of the second pass-gate transistor to a gate electrode of the first pull-down transistor and a gate electrode of the first pull-up transistor.
摘要翻译：根据本发明的实施例，静态随机存取存储器（SRAM）单元包括第一下拉晶体管，第一上拉晶体管，第一通过栅极晶体管，第二下拉晶体管，第二上拉晶体管，第二通孔晶体管，第一线性单元内连接和第二线性单元内连接。晶体管的有源区域设置在衬底中，并且晶体管的有源区域的纵轴全部是平行的。第一线性单元间连接将第一下拉晶体管的有源区域，第一上拉晶体管的有效区域和第一通过栅极晶体管的有源区域电耦合到第二拉伸的栅电极下降晶体管和第二上拉晶体管的栅电极。第二线性单元间连接将第二下拉晶体管的有效区域，第二上拉晶体管的有效区域和第二通过栅极晶体管的有源区域电耦合到第一拉拔的栅电极下降晶体管和第一上拉晶体管的栅电极。

2. 发明授权

US08004042B2 Static random access memory (SRAM) cell and method for forming same 有权
标题翻译：静态随机存取存储器（SRAM）单元及其形成方法
公开(公告)号：US08004042B2
公开(公告)日：2011-08-23
申请号：US12408193
申请日：2009-03-20
申请人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
发明人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
IPC分类号： H01L27/11 , H01L21/768
CPC分类号： H01L27/088 , H01L27/0207 , H01L27/0886 , H01L27/11 , H01L27/1104
摘要： In accordance with an embodiment of the present invention, a static random access memory (SRAM) cell comprises a first pull-down transistor, a first pull-up transistor, a first pass-gate transistor, a second pull-down transistor, a second pull-up transistor, a second pass-gate transistor, a first linear intra-cell connection, and a second linear intra-cell connection. Active areas of the transistors are disposed in a substrate, and longitudinal axes of the active areas of the transistors are all parallel. The first linear intra-cell connection electrically couples the active area of the first pull-down transistor, the active area of the first pull-up transistor, and the active area of the first pass-gate transistor to a gate electrode of the second pull-down transistor and a gate electrode of the second pull-up transistor. The second linear intra-cell connection electrically couples the active area of the second pull-down transistor, the active area of the second pull-up transistor, and the active area of the second pass-gate transistor to a gate electrode of the first pull-down transistor and a gate electrode of the first pull-up transistor.
摘要翻译：根据本发明的实施例，静态随机存取存储器（SRAM）单元包括第一下拉晶体管，第一上拉晶体管，第一通过栅极晶体管，第二下拉晶体管，第二上拉晶体管，第二通孔晶体管，第一线性单元内连接和第二线性单元内连接。晶体管的有源区域设置在衬底中，并且晶体管的有源区域的纵轴全部是平行的。第一线性单元间连接将第一下拉晶体管的有源区域，第一上拉晶体管的有效区域和第一通过栅极晶体管的有源区域电耦合到第二拉伸的栅电极下降晶体管和第二上拉晶体管的栅电极。第二线性单元间连接将第二下拉晶体管的有效区域，第二上拉晶体管的有效区域和第二通过栅极晶体管的有源区域电耦合到第一拉拔的栅电极下降晶体管和第一上拉晶体管的栅电极。

3. 发明授权

US08492215B2 Static random access memory (SRAM) cell and method for forming same 有权
标题翻译：静态随机存取存储器（SRAM）单元及其形成方法
公开(公告)号：US08492215B2
公开(公告)日：2013-07-23
申请号：US13183127
申请日：2011-07-14
申请人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
发明人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
IPC分类号： H01L21/337
CPC分类号： H01L27/088 , H01L27/0207 , H01L27/0886 , H01L27/11 , H01L27/1104
摘要： An embodiment is a method for forming a static random access memory (SRAM) cell. The method comprises forming transistors on a semiconductor substrate and forming a first linear intra-cell connection and a second linear intra-cell connection. Longitudinal axes of the active areas of the transistors are parallel. A first pull-down transistor and a first pull-up transistor share a first common gate structure, and a second pull-down transistor and a second pull-up transistor share a second common gate structure. The first linear intra-cell connection electrically couples active areas of the first pull-down transistor and the first pull-up transistor to the second common gate structure. The second linear intra-cell connection electrically couples active areas of the second pull-down transistor and the second pull-up transistor to the first common gate structure.
摘要翻译：实施例是用于形成静态随机存取存储器（SRAM）单元的方法。该方法包括在半导体衬底上形成晶体管并形成第一线性小区内连接和第二线性小区内连接。晶体管的有源区的纵轴是平行的。第一下拉晶体管和第一上拉晶体管共享第一公共栅极结构，并且第二下拉晶体管和第二上拉晶体管共享第二公共栅极结构。第一线性单元间连接将第一下拉晶体管和第一上拉晶体管的有源区域电耦合到第二公共栅极结构。第二线性单元间连接将第二下拉晶体管和第二上拉晶体管的有源区域电耦合到第一公共栅极结构。

4. 发明申请

US20110269275A1 Static Random Access Memory (SRAM) Cell and Method for Forming Same 有权
标题翻译：静态随机存取存储器（SRAM）单元及其形成方法
公开(公告)号：US20110269275A1
公开(公告)日：2011-11-03
申请号：US13183127
申请日：2011-07-14
申请人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
发明人： Lie-Yong Yang , Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang
IPC分类号： H01L21/337
CPC分类号： H01L27/088 , H01L27/0207 , H01L27/0886 , H01L27/11 , H01L27/1104
摘要： An embodiment is a method for forming a static random access memory (SRAM) cell. The method comprises forming transistors on a semiconductor substrate and forming a first linear intra-cell connection and a second linear intra-cell connection. Longitudinal axes of the active areas of the transistors are parallel. A first pull-down transistor and a first pull-up transistor share a first common gate structure, and a second pull-down transistor and a second pull-up transistor share a second common gate structure. The first linear intra-cell connection electrically couples active areas of the first pull-down transistor and the first pull-up transistor to the second common gate structure. The second linear intra-cell connection electrically couples active areas of the second pull-down transistor and the second pull-up transistor to the first common gate structure.
摘要翻译：实施例是用于形成静态随机存取存储器（SRAM）单元的方法。该方法包括在半导体衬底上形成晶体管并形成第一线性小区内连接和第二线性小区内连接。晶体管的有源区的纵轴是平行的。第一下拉晶体管和第一上拉晶体管共享第一公共栅极结构，并且第二下拉晶体管和第二上拉晶体管共享第二公共栅极结构。第一线性单元间连接将第一下拉晶体管和第一上拉晶体管的有源区域电耦合到第二公共栅极结构。第二线性单元间连接将第二下拉晶体管和第二上拉晶体管的有源区域电耦合到第一公共栅极结构。

5. 发明授权

US08315085B1 SRAM timing tracking circuit 有权
标题翻译： SRAM定时跟踪电路
公开(公告)号：US08315085B1
公开(公告)日：2012-11-20
申请号：US13289030
申请日：2011-11-04
申请人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang
发明人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang
IPC分类号： G11C11/00
CPC分类号： G11C29/24 , G11C11/41 , G11C29/50012
摘要： A timing tracking circuit is configured within a functional memory array, obviating the need for a separate, standalone timing tracking circuit. A generated pulse is routed circuitously through conductors enlisted for timing purposes, to trigger switching of a test cell in the array, which discharges an associated bit line from a pre-charged high value. The pulled down signal resulting from the discharge is detected at a measurement unit to infer timing characteristics of the memory array. The timing tracking circuitry is implemented by re-purposing certain conductors, test cells and dummy cells inserting certain conductive or nonconductive regions at one or more layers or at vias between layers to alter operation of the respective conductors and cells. Cells and conductors not enlisted for timing remain available for efficient, reliable memory access performance.
摘要翻译：定时跟踪电路配置在功能存储器阵列内，消除了对单独的独立定时跟踪电路的需要。所产生的脉冲通过定时目的的导体被路由布线，以触发阵列中的测试单元的切换，该预定电荷从预充电的高值放电相关联的位线。在测量单元处检测由放电产生的下拉信号以推断存储器阵列的定时特性。定时跟踪电路通过重新使用某些导体，测试单元和虚设单元来实现，所述导体，测试单元和虚设单元在层之间或层之间的通孔处插入某些导电或非导电区域，以改变相应导体和单元的操作。不用于定时的单元和导体仍然可用于高效，可靠的存储器访问性能。

6. 发明申请

US20120108036A1 Active Region Patterning in Double Patterning Processes 有权
标题翻译：双重图案化过程中的活动区域图案化
公开(公告)号：US20120108036A1
公开(公告)日：2012-05-03
申请号：US12917205
申请日：2010-11-01
申请人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang , Hsiang-Lin Chen
发明人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang , Hsiang-Lin Chen
IPC分类号： H01L21/20
CPC分类号： H01L27/1104 , H01L27/0207
摘要： A method includes forming an SRAM cell including a first and a second pull-up transistor and a first and a second pull-down transistor. The step of forming the SRAM cell includes forming a first and a second active region of the first and the second pull-up transistors using a first lithography mask, and forming a third and a fourth active region of the first and the second pull-down transistors using a second lithography mask.
摘要翻译：一种方法包括形成包括第一和第二上拉晶体管以及第一和第二下拉晶体管的SRAM单元。形成SRAM单元的步骤包括使用第一光刻掩模形成第一和第二上拉晶体管的第一和第二有源区，并且形成第一和第二下拉的第三和第四有源区使用第二光刻掩模的晶体管。

7. 发明授权

US09152039B2 Multiple patterning technology method and system for achieving minimal pattern mismatch 有权
标题翻译：用于实现最小图案不匹配的多种图案化技术方法和系统
公开(公告)号：US09152039B2
公开(公告)日：2015-10-06
申请号：US13275899
申请日：2011-10-18
申请人： Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang , Min Cao
发明人： Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang , Min Cao
IPC分类号： G06F17/50 , G03F1/68 , H01L27/02 , G03F7/00 , H01L27/11
CPC分类号： G03F1/68 , G03F1/70 , G03F7/0005 , H01L27/0207 , H01L27/1104
摘要： The present disclosure provides for many different embodiments of a multiple patterning technology method and system. An exemplary method includes receiving a pattern layout having a plurality of features; coloring each of the plurality of features one of at least two colors, thereby forming a colored pattern layout, wherein the coloring includes coloring match-sensitive features a same color; and fabricating at least two masks with the features of the colored pattern layout, wherein each mask includes features of a single color.
摘要翻译：本公开提供了多种图案化技术方法和系统的许多不同实施例。一种示例性方法包括接收具有多个特征的图案布局; 将多个特征中的每一个着色为至少两种颜色中的一种，从而形成着色图案布局，其中着色包括对相同颜色的匹配敏感特征进行着色; 以及制造具有着色图案布局的特征的至少两个掩模，其中每个掩模包括单一颜色的特征。

8. 发明授权

US08642451B2 Active region patterning in double patterning processes 有权
标题翻译：双重图案化工艺中的有源区域图案化
公开(公告)号：US08642451B2
公开(公告)日：2014-02-04
申请号：US12917205
申请日：2010-11-01
申请人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang , Hsiang-Lin Chen
发明人： Feng-Ming Chang , Chang-Ta Yang , Huai-Ying Huang , Ping-Wei Wang , Hsiang-Lin Chen
IPC分类号： H01L21/20
CPC分类号： H01L27/1104 , H01L27/0207
摘要： A method includes forming an SRAM cell including a first and a second pull-up transistor and a first and a second pull-down transistor. The step of forming the SRAM cell includes forming a first and a second active region of the first and the second pull-up transistors using a first lithography mask, and forming a third and a fourth active region of the first and the second pull-down transistors using a second lithography mask.
摘要翻译：一种方法包括形成包括第一和第二上拉晶体管以及第一和第二下拉晶体管的SRAM单元。形成SRAM单元的步骤包括使用第一光刻掩模形成第一和第二上拉晶体管的第一和第二有源区，并且形成第一和第二下拉的第三和第四有源区使用第二光刻掩模的晶体管。

9. 发明申请

US20130094035A1 MULTIPLE PATTERNING TECHNOLOGY METHOD AND SYSTEM FOR ACHIEVING MINIMAL PATTERN MISMATCH 有权
标题翻译：用于实现最小图案误差的多种格局技术方法和系统
公开(公告)号：US20130094035A1
公开(公告)日：2013-04-18
申请号：US13275899
申请日：2011-10-18
申请人： Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang , Min Cao
发明人： Feng-Ming Chang , Chang-Ta Yang , Ping-Wei Wang , Min Cao
IPC分类号： H04N1/60
CPC分类号： G03F1/68 , G03F1/70 , G03F7/0005 , H01L27/0207 , H01L27/1104
摘要： The present disclosure provides for many different embodiments of a multiple patterning technology method and system. An exemplary method includes receiving a pattern layout having a plurality of features; coloring each of the plurality of features one of at least two colors, thereby forming a colored pattern layout, wherein the coloring includes coloring match-sensitive features a same color; and fabricating at least two masks with the features of the colored pattern layout, wherein each mask includes features of a single color.
摘要翻译：本公开提供了多种图案化技术方法和系统的许多不同实施例。一种示例性方法包括接收具有多个特征的图案布局; 将多个特征中的每一个着色为至少两种颜色中的一种，从而形成着色图案布局，其中着色包括对相同颜色的匹配敏感特征进行着色; 以及制造具有着色图案布局的特征的至少两个掩模，其中每个掩模包括单一颜色的特征。

10. 发明授权

US08294212B2 Methods and apparatus for SRAM bit cell with low standby current, low supply voltage and high speed 有权
标题翻译：具有低待机电流，低电源电压和高速度的SRAM位单元的方法和装置
公开(公告)号：US08294212B2
公开(公告)日：2012-10-23
申请号：US12748098
申请日：2010-03-26
申请人： Ping-Wei Wang , Chang-Ta Yang , Yuh-Jier Mii
发明人： Ping-Wei Wang , Chang-Ta Yang , Yuh-Jier Mii
IPC分类号： H01L27/12 , H01L21/70
CPC分类号： G11C11/412 , H01L27/0207 , H01L27/105 , H01L27/11 , H01L27/1104 , H01L27/1116
摘要： Circuits and methods for providing an SRAM or CAM bit cell. In one embodiment, a bit cell portion with thicker gate oxides in the storage cell transistors, and thinner gate oxides in a read port section having transistors are disclosed. The use of the thick gate oxides in the storage cell transistors provides a stable storage of data and lower standby leakage current. The use of the thinner gate oxides in the read port transistors provides fast read accesses and allows a lower Vcc,min in the read port. The methods used to form the dual gate oxide thickness SRAM cells have process steps compatible with the existing semiconductor manufacturing processes. Embodiments using high k gate dielectrics, dual gate dielectric materials in a single bit cell, and using finFET and planar devices in a bit cell are described. Methods for forming the structures are disclosed.
摘要翻译：用于提供SRAM或CAM位单元的电路和方法。在一个实施例中，公开了存储单元晶体管中具有较厚栅极氧化物的位单元部分，以及具有晶体管的读取端口部分中较薄的栅极氧化物。在存储单元晶体管中使用厚栅极氧化物提供数据的稳定存储和较低待机漏电流。在读端口晶体管中使用较薄的栅极氧化物提供快速的读取访问，并允许在读取端口中较低的Vcc，min。用于形成双栅极氧化物厚度SRAM单元的方法具有与现有半导体制造工艺兼容的工艺步骤。描述了在单个位单元中使用高k栅极电介质，双栅介质材料以及在位单元中使用finFET和平面器件的实施例。公开了形成结构的方法。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式