会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • PLANARIZING ETCH HARDMASK TO INCREASE PATTERN DENSITY AND ASPECT RATIO
    • US20110291243A1
    • 2011-12-01
    • US12790203
    • 2010-05-28
    • Martin Jay SeamonsKwangduk Douglas LeeChiu ChanPatrick ReillySudha Rathi
    • Martin Jay SeamonsKwangduk Douglas LeeChiu ChanPatrick ReillySudha Rathi
    • H01L21/302H01L23/52G03F7/20H01L21/30
    • H01L21/02115H01L21/02274H01L21/0332H01L21/0337
    • Methods for manufacturing a semiconductor device in a processing chamber are provided. In one embodiment, a method includes depositing over a substrate a first base material having a first set of interconnect features, filling an upper portion of the first set of interconnect features with an ashable material to an extent capable of protecting the first set of interconnect features from subsequent processes while being easily removable when desired, planarizing an upper surface of the first base material such that an upper surface of the ashable material filled in the first set of interconnect features is at the same level with the upper surface of the first base material, providing a substantial planar outer surface of the first base material, depositing a first film stack comprising a second base material on the substantial planar outer surface of the first base material, forming a second set of interconnect features in the second base material, wherein the second set of interconnect features are aligned with the first set of interconnect features, and removing the ashable material from the first base material, thereby extending a feature depth of the semiconductor device by connecting the second set of interconnect features to the first set of interconnect features. In another embodiment, a method includes providing a base material having a first film stack deposited thereon, wherein the base material is formed over the substrate and having a first set of interconnect features filled with an amorphous carbon material, the first film stack comprising a first amorphous carbon layer deposited on a surface of the base material, a first anti-reflective coating layer deposited on the first amorphous carbon layer, and a first photoresist layer deposited on the first anti-reflective coating layer, and patterning a portion of the first photoresist layer by shifting laterally a projection of a mask on the first photoresist layer relative to the substrate a desired distance, thereby introducing into the first photoresist layer a first feature pattern to be transferred to the underlying base material, wherein the first feature pattern is not aligned with the first set of interconnect features.
    • 5. 发明授权
    • Planarizing etch hardmask to increase pattern density and aspect ratio
    • 平铺蚀刻硬掩模以增加图案密度和纵横比
    • US08513129B2
    • 2013-08-20
    • US12790203
    • 2010-05-28
    • Martin Jay SeamonsKwangduk Douglas LeeChiu ChanPatrick ReillySudha Rathi
    • Martin Jay SeamonsKwangduk Douglas LeeChiu ChanPatrick ReillySudha Rathi
    • H01L21/311H01L23/58
    • H01L21/02115H01L21/02274H01L21/0332H01L21/0337
    • Methods for manufacturing a semiconductor device are provided. In one embodiment, a method includes providing a base material having a first film stack deposited thereon, wherein the base material is formed over the substrate and has a first set of interconnect features. The first film stack comprises a first amorphous carbon layer deposited on a surface of the base material, a first anti-reflective coating layer deposited on the first amorphous carbon layer, and a first photoresist layer deposited on the first anti-reflective coating layer. The first photoresist layer is patterned by shifting laterally a projection of a mask on the first photoresist layer relative to the substrate a desired distance, thereby introducing into the first photoresist layer a first feature pattern to be transferred to the underlying base material, wherein the first feature pattern is not aligned with the first set of interconnect features.
    • 提供了制造半导体器件的方法。 在一个实施例中,一种方法包括提供具有沉积在其上的第一膜堆叠的基底材料,其中基底材料形成在衬底上并且具有第一组互连特征。 第一薄膜叠层包括沉积在基材表面上的第一非晶碳层,沉积在第一非晶碳层上的第一抗反射涂层和沉积在第一抗反射涂层上的第一光致抗蚀剂层。 通过在第一光致抗蚀剂层上相对于衬底的掩模的投影横向移动所需的距离来对第一光致抗蚀剂层进行构图,从而将第一特征图案引入第一光刻胶层以转移到下面的基底材料,其中第一 特征图案不与第一组互连特征对齐。