会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明申请
    • Thin film transistor array panel
    • 薄膜晶体管阵列面板
    • US20060169984A1
    • 2006-08-03
    • US11337151
    • 2006-01-19
    • Kook-Chul MoonSoong-Yong JooIl-Gon KimTae-Hyeong Park
    • Kook-Chul MoonSoong-Yong JooIl-Gon KimTae-Hyeong Park
    • H01L29/04
    • H01L27/124G02F1/136213G02F1/136227G02F1/136286H01L27/1255
    • A thin film transistor array panel is provided. The array panel includes a storage capacitance that is substantially uniform, and allows for a relatively large capacitance in a relatively small area. In some embodiments, the panel includes: a substrate; a plurality of semiconductor regions on the substrate, including a plurality of source and drain regions doped with a first impurity type and a dummy region doped with a second impurity type, and an intrinsic region having storage and channel regions; a gate insulating layer covering at least a portion of the semiconductor regions; a gate line including a gate electrode at least partially overlapping the channel region and formed on the gate insulating layer; a storage line including a storage electrode at least partially overlapping the storage region and formed on the gate insulating layer; a data line including a source electrode connected to the source region and formed on the gate insulating layer; a drain electrode connected to the drain region and the dummy region and formed on the gate insulating layer; and a pixel electrode connected to the drain electrode.
    • 提供薄膜晶体管阵列面板。 阵列面板包括基本均匀的存储电容,并且允许在相对小的区域中具有相对大的电容。 在一些实施例中,面板包括:基底; 在衬底上的多个半导体区域,包括掺杂有第一杂质类型的多个源区和漏区以及掺杂有第二杂质的虚拟区,以及具有存储和沟道区的本征区; 覆盖所述半导体区域的至少一部分的栅极绝缘层; 栅极线,包括至少部分地与沟道区重叠并形成在栅极绝缘层上的栅电极; 存储线,包括至少部分地与所述存储区域重叠并形成在所述栅极绝缘层上的存储电极; 数据线,包括连接到所述源极区并形成在所述栅极绝缘层上的源电极; 连接到漏极区域和虚设区域并形成在栅极绝缘层上的漏电极; 以及连接到漏电极的像素电极。
    • 8. 发明授权
    • Thin film transistor array panel with enhanced storage capacitors
    • 具有增强型存储电容器的薄膜晶体管阵列面板
    • US07612377B2
    • 2009-11-03
    • US11337151
    • 2006-01-19
    • Kook-Chul MoonSoong-Yong JooIl-Gon KimTae-Hyeong Park
    • Kook-Chul MoonSoong-Yong JooIl-Gon KimTae-Hyeong Park
    • H01L27/14H01L29/04H01L29/15H01L31/036
    • H01L27/124G02F1/136213G02F1/136227G02F1/136286H01L27/1255
    • A thin film transistor array panel is provided. The array panel includes a storage capacitance that is substantially uniform, and allows for a relatively large capacitance in a relatively small area. In some embodiments, the panel includes: a substrate; a plurality of semiconductor regions on the substrate, including a plurality of source and drain regions doped with a first impurity type and a dummy region doped with a second impurity type, and an intrinsic region having storage and channel regions; a gate insulating layer covering at least a portion of the semiconductor regions; a gate line including a gate electrode at least partially overlapping the channel region and formed on the gate insulating layer; a storage line including a storage electrode at least partially overlapping the storage region and formed on the gate insulating layer; a data line including a source electrode connected to the source region and formed on the gate insulating layer; a drain electrode connected to the drain region and the dummy region and formed on the gate insulating layer; and a pixel electrode connected to the drain electrode.
    • 提供薄膜晶体管阵列面板。 阵列面板包括基本均匀的存储电容,并且允许在相对小的区域中具有相对大的电容。 在一些实施例中,面板包括:基底; 在衬底上的多个半导体区域,包括掺杂有第一杂质类型的多个源区和漏区以及掺杂有第二杂质的虚拟区,以及具有存储和沟道区的本征区; 覆盖所述半导体区域的至少一部分的栅极绝缘层; 栅极线,包括至少部分地与沟道区重叠并形成在栅极绝缘层上的栅电极; 存储线,包括至少部分地与所述存储区域重叠并形成在所述栅极绝缘层上的存储电极; 数据线,包括连接到所述源极区并形成在所述栅极绝缘层上的源电极; 连接到漏极区域和虚设区域并形成在栅极绝缘层上的漏电极; 以及连接到漏电极的像素电极。
    • 10. 发明申请
    • Display apparatus, method and device of driving the same
    • 显示装置,驱动方法和装置
    • US20050078075A1
    • 2005-04-14
    • US10961190
    • 2004-10-12
    • Soong-Yong JooHo-Suk Maeng
    • Soong-Yong JooHo-Suk Maeng
    • G02F1/133G09G3/20G09G3/36G11C7/00
    • G09G3/3688G09G3/3614G09G2310/0297G09G2320/0233
    • A display apparatus includes a display panel, a gate driver, a data driver and a line selection circuit. The display panel including a plurality of gate lines, and a plurality of data lines divided into a plurality of blocks. The gate driver outputs a scan signal that activates the gate lines in sequence. The data driver applies a data signal to the data lines by a unit of blocks during an active period which corresponds to a time when one of the gate lines is activated such that a polarity of data signals of i-th active period is opposite to a polarity of data signals of (i+2)-th period, wherein ‘i’ is a natural number. The line selection circuit differentiates timing for selecting the blocks per the gate lines and applies the data signal to the blocks of the data lines. Therefore, display is enhanced.
    • 显示装置包括显示面板,栅极驱动器,数据驱动器和线选择电路。 显示面板包括多条栅极线,以及分割成多个块的多条数据线。 栅极驱动器依次输出激活栅极线的扫描信号。 数据驱动器在有效周期期间以块为单位将数据信号施加到数据线,该有效周期对应于当其中一条栅极线被激活的时间,使得第i个有效周期的数据信号的极性与 第(i + 2)个周期的数据信号的极性,其中'i'是自然数。 线选择电路区分每个栅极线选择块的定时,并将数据信号施加到数据线的块。 因此,显示增强。