专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08239838B2 Kernel-aware debugging system, medium, and method 失效
标题翻译：内核感知调试系统，介质和方法
公开(公告)号：US08239838B2
公开(公告)日：2012-08-07
申请号：US11797759
申请日：2007-05-07
申请人： Keun-soo Yim , Jung-keun Park , Jeong-joon Yoo , Jae-don Lee , Chae-seok Im , Young-sam Shin
发明人： Keun-soo Yim , Jung-keun Park , Jeong-joon Yoo , Jae-don Lee , Chae-seok Im , Young-sam Shin
IPC分类号： G06F9/44
CPC分类号： G06F11/3644 , G06F11/3656
摘要： A kernel-aware debugging system, medium, and method. The kernel-aware debugging system may include a kernel-aware debugging interface including a conditional breakpoint setting unit which sets a kernel-aware conditional breakpoint by checking a currently operating object inside a kernel of a target system when a central processing unit (CPU) of the target system stops operating at a particular position where the breakpoint is set and making the CPU proceed to operate when it is determined that it is not intended that the currently operating object be debugged. Moreover, the kernel-aware debugging interface may include a unit which stores control flow information for detecting faults due to asynchronous events, a profiling unit which collects profile information and allows back-tracing when faults occur, and a unit which debugs a synchronization problem between multitasks.
摘要翻译：内核感知调试系统，介质和方法。内核感知调试系统可以包括内核感知调试接口，其包括条件断点设置单元，其通过在目标系统的内核中检查当前操作的对象来设置内核感知条件断点，当中央处理单元（CPU）目标系统停止在设置断点的特定位置进行操作，并且当确定不希望当前操作对象被调试时使得CPU继续操作。此外，内核感知调试接口可以包括存储用于检测由于异步事件引起的故障的控制流信息的单元，收集简档信息并在发生故障时允许回溯的简档单元，以及调试在故障发生之间的同步问题的单元多任务

2. 发明申请

US20070266376A1 Kernel-aware debugging system, medium, and method 失效
标题翻译：内核感知调试系统，介质和方法
公开(公告)号：US20070266376A1
公开(公告)日：2007-11-15
申请号：US11797759
申请日：2007-05-07
申请人： Keun-soo Yim , Jung-keun Park , Jeong-joon Yoo , Jae-don Lee , Chae-seok Im , Young-sam Shin
发明人： Keun-soo Yim , Jung-keun Park , Jeong-joon Yoo , Jae-don Lee , Chae-seok Im , Young-sam Shin
IPC分类号： G06F9/44
CPC分类号： G06F11/3644 , G06F11/3656
摘要： A kernel-aware debugging system, medium, and method. The kernel-aware debugging system may include a kernel-aware debugging interface including a conditional breakpoint setting unit which sets a kernel-aware conditional breakpoint by checking a currently operating object inside a kernel of a target system when a central processing unit (CPU) of the target system stops operating at a particular position where the breakpoint is set and making the CPU proceed to operate when it is determined that it is not intended that the currently operating object be debugged. Moreover, the kernel-aware debugging interface may include a unit which stores control flow information for detecting faults due to asynchronous events, a profiling unit which collects profile information and allows back-tracing when faults occur, and a unit which debugs a synchronization problem between multitasks.
摘要翻译：内核感知调试系统，介质和方法。内核感知调试系统可以包括内核感知调试接口，其包括条件断点设置单元，其通过在目标系统的内核中检查当前操作的对象来设置内核感知条件断点，当中央处理单元（CPU）目标系统停止在设置断点的特定位置进行操作，并且当确定不希望当前操作对象被调试时使得CPU继续操作。此外，内核感知调试接口可以包括存储用于检测由于异步事件引起的故障的控制流信息的单元，收集简档信息并在发生故障时允许回溯的简档单元，以及调试在故障发生之间的同步问题的单元多任务

3. 发明授权

US07831809B2 Method for reducing code size of a program in code memory by dynamically storing an instruction into a memory location following a group of instructions indicated by an offset operand and either a length operand or a bitmask operand of an echo instruction 有权
标题翻译：一种用于通过在由偏移操作数指示的一组指令和回波指令的长度操作数或位掩码操作数指示的动态存储指令到存储器位置中来减少代码存储器中程序的代码大小的方法
公开(公告)号：US07831809B2
公开(公告)日：2010-11-09
申请号：US11510730
申请日：2006-08-28
申请人： Keun-soo Yim , Jae-don Lee , Jeong-joon Yoo , Kyoung-ho Kang , Jung-keun Park , Chae-seok Im , Woon-gee Kim , Chang-woo Baek
发明人： Keun-soo Yim , Jae-don Lee , Jeong-joon Yoo , Kyoung-ho Kang , Jung-keun Park , Chae-seok Im , Woon-gee Kim , Chang-woo Baek
IPC分类号： G06F9/40
CPC分类号： G06F9/445 , G06F9/30058 , G06F9/30065 , G06F9/30178 , G06F9/325 , G06F9/328 , G06F9/44557
摘要： A method of reducing a code size of a program by controlling a control flow of the program using software in a computer system is disclosed. The method includes the steps of storing a first program count of a first instruction in a first buffer when an error occurs while the first instruction having an Operand including Offset and Length is being executed among a plurality of instructions loaded in the code memory, changing a current program count of the code memory to a second program count which is obtained by adding the Offset to the first program count, storing a second instruction, which is located at a position shifted from the second program count by a value of the Length, in a second buffer, replacing the second instruction with a third instruction, which is not recognized by a microprocessor, replacing the third instruction with the second instruction stored in the second buffer when an error occurs while the third instruction is being executed, and changing the current program count of the code memory to a predetermined program count next to the first program count stored in the first buffer.
摘要翻译：公开了一种通过使用计算机系统中的软件控制程序的控制流来减少程序的代码大小的方法。该方法包括以下步骤：当在包含偏移和长度的操作数的第一指令在被加载到代码存储器中的多个指令之间执行时，在发生错误时将第一指令的第一程序计数存储在第一缓冲器中，将代码存储器的当前程序计数转换为通过将偏移量加到第一程序计数而获得的第二程序计数，将位于从第二程序计数移位的位置的长度的位置的第二指令存储在第二缓冲器，用第三指令代替第二指令，微处理器无法识别第二指令，当在执行第三指令时发生错误，用存储在第二缓冲器中的第二指令替换第三指令，并且改变当前代码存储器的程序计数到存储在第一缓冲器中的第一程序计数旁边的预定程序计数。

4. 发明申请

US20070074003A1 Method for reducing code size of program in code memory 有权
标题翻译：减少代码存储器中程序代码大小的方法
公开(公告)号：US20070074003A1
公开(公告)日：2007-03-29
申请号：US11510730
申请日：2006-08-28
申请人： Keun-soo Yim , Jae-don Lee , Jeong-joon Yoo , Kyoung-ho Kang , Jung-keun Park , Chae-seok Im , Woon-gee Kim , Chang-woo Baek
发明人： Keun-soo Yim , Jae-don Lee , Jeong-joon Yoo , Kyoung-ho Kang , Jung-keun Park , Chae-seok Im , Woon-gee Kim , Chang-woo Baek
IPC分类号： G06F15/00 , G06F15/76
CPC分类号： G06F9/445 , G06F9/30058 , G06F9/30065 , G06F9/30178 , G06F9/325 , G06F9/328 , G06F9/44557
摘要： A method of reducing a code size of a program by controlling a control flow of the program using software in a computer system is disclosed. The method includes the steps of storing a first program count of a first instruction in a first buffer when an error occurs while the first instruction having an Operand including Offset and Length is being executed among a plurality of instructions loaded in the code memory, changing a current program count of the code memory to a second program count which is obtained by adding the Offset to the first program count, storing a second instruction, which is located at a position shifted from the second program count by a value of the Length, in a second buffer, replacing the second instruction with a third instruction, which is not recognized by a microprocessor, replacing the third instruction with the second instruction stored in the second buffer when an error occurs while the third instruction is being executed, and changing the current program count of the code memory to a predetermined program count next to the first program count stored in the first buffer.
摘要翻译：公开了一种通过使用计算机系统中的软件控制程序的控制流来减少程序的代码大小的方法。该方法包括以下步骤：当在包含偏移和长度的操作数的第一指令在被加载到代码存储器中的多个指令之间执行时，在发生错误时将第一指令的第一程序计数存储在第一缓冲器中，将代码存储器的当前程序计数转换为通过将偏移量加到第一程序计数而获得的第二程序计数，将位于从第二程序计数移位的位置的长度的位置的第二指令存储在第二缓冲器，用第三指令代替第二指令，微处理器无法识别第二指令，当在执行第三指令时发生错误，用存储在第二缓冲器中的第二指令替换第三指令，并且改变当前代码存储器的程序计数到存储在第一缓冲器中的第一程序计数旁边的预定程序计数。

5. 发明授权

US08635627B2 Method, medium and apparatus storing and restoring register context for fast context switching between tasks 有权
标题翻译：方法，介质和装置存储和恢复注册上下文，用于任务之间的快速上下文切换
公开(公告)号：US08635627B2
公开(公告)日：2014-01-21
申请号：US11637133
申请日：2006-12-12
申请人： Jung-keun Park , Keun-soo Yim , Woon-gee Kim , Jeong-joon Yoo , Kyoung-ho Kang , Chae-seok Im , Jae-don Lee
发明人： Jung-keun Park , Keun-soo Yim , Woon-gee Kim , Jeong-joon Yoo , Kyoung-ho Kang , Chae-seok Im , Jae-don Lee
IPC分类号： G06F9/46 , G06F9/45 , G06F9/44
CPC分类号： G06F9/461 , G06F8/443
摘要： A method, medium and apparatus for storing and restoring a register context for a fast context switching between tasks is disclosed. The method, medium and apparatus may improve overall operating speed of a system by increasing the speed of context switching. The method may include adding an update code for updating information of live registers to a task file that includes a code of a task to perform a specified function, converting the task file having the update code added thereto into a run file, updating the information of the live registers with the update code during running of the task using the run file, and storing a live register context according to the updated information of the registers.
摘要翻译：公开了用于存储和恢复用于任务之间的快速上下文切换的注册上下文的方法，介质和装置。方法，介质和装置可以通过增加上下文切换的速度来提高系统的总体操作速度。该方法可以包括将用于更新实时寄存器的信息的更新代码添加到包括执行指定功能的任务代码的任务文件，将具有添加到其中的更新代码的任务文件转换为运行文件，更新信息使用运行文件在任务运行期间使用更新代码进行实时注册，并根据寄存器的更新信息存储实时注册上下文。

6. 发明申请

US20070136733A1 Method, medium and apparatus storing and restoring register context for fast context switching between tasks 有权
标题翻译：方法，介质和装置存储和恢复注册上下文，用于任务之间的快速上下文切换
公开(公告)号：US20070136733A1
公开(公告)日：2007-06-14
申请号：US11637133
申请日：2006-12-12
申请人： Jung-keun Park , Keun-soo Yim , Woon-gee Kim , Jeong-joon Yoo , Kyoung-ho Kang , Chae-seok Im , Jae-don Lee
发明人： Jung-keun Park , Keun-soo Yim , Woon-gee Kim , Jeong-joon Yoo , Kyoung-ho Kang , Chae-seok Im , Jae-don Lee
IPC分类号： G06F9/46
CPC分类号： G06F9/461 , G06F8/443
摘要： A method, medium and apparatus for storing and restoring a register context for a fast context switching between tasks is disclosed. The method, medium and apparatus may improve overall operating speed of a system by increasing the speed of context switching. The method may include adding an update code for updating information of live registers to a task file that includes a code of a task to perform a specified function, converting the task file having the update code added thereto into a run file, updating the information of the live registers with the update code during running of the task using the run file, and storing a live register context according to the updated information of the registers.
摘要翻译：公开了用于存储和恢复用于任务之间的快速上下文切换的注册上下文的方法，介质和装置。方法，介质和装置可以通过增加上下文切换的速度来提高系统的总体操作速度。该方法可以包括将用于更新实时寄存器的信息的更新代码添加到包括执行指定功能的任务代码的任务文件，将具有添加到其中的更新代码的任务文件转换为运行文件，更新信息使用运行文件在任务运行期间使用更新代码进行实时注册，并根据寄存器的更新信息存储实时注册上下文。

7. 发明申请

US20080168454A1 Multi-tasking method according to simple priority inheritance scheme and embedded system therefor 有权
标题翻译：基于简单优先级继承方案和嵌入式系统的多任务方法
公开(公告)号：US20080168454A1
公开(公告)日：2008-07-10
申请号：US11984993
申请日：2007-11-26
申请人： Gyu-sang Choi , Jung-keun Park , Chae-seok Im
发明人： Gyu-sang Choi , Jung-keun Park , Chae-seok Im
IPC分类号： G06F9/46
CPC分类号： G06F9/4881 , G06F9/524
摘要： Provided are a multi-tasking method of performing a plurality of tasks according to priority of each of the plurality of tasks, and an embedded system therefor. It is determined whether a resource that is to be used by a current task is being used by another task, a priority of the current task is compared to a priority of the task that is using the resource according to a result of the determination, and according to a result of the comparison, the priority of the task that is using the resource is increased to a highest priority of priorities of all tasks trying to occupy a CPU. Accordingly, conventional problems in the BPI and IIP schemes can be solved.
摘要翻译：提供了根据多个任务中的每一个的优先级执行多个任务的多任务方法及其嵌入式系统。确定当前任务要使用的资源是否被另一任务使用，根据确定的结果将当前任务的优先级与正在使用资源的任务的优先级进行比较，以及根据比较的结果，正在使用资源的任务的优先级增加到试图占用CPU的所有任务的优先级的最高优先级。因此，可以解决BPI和IIP方案中的常规问题。

8. 发明授权

US08612982B2 Multi-tasking method according to simple priority inheritance scheme and embedded system therefor 有权
标题翻译：基于简单优先级继承方案和嵌入式系统的多任务方法
公开(公告)号：US08612982B2
公开(公告)日：2013-12-17
申请号：US11984993
申请日：2007-11-26
申请人： Gyu-sang Choi , Jung-keun Park , Chae-seok Im
发明人： Gyu-sang Choi , Jung-keun Park , Chae-seok Im
IPC分类号： G06F9/46
CPC分类号： G06F9/4881 , G06F9/524
摘要： A multi-tasking method performs a plurality of tasks according to priority of each of the plurality of tasks. It is determined whether a resource that is to be used by a current task is being used by another task, a priority of the current task is compared to a priority of the task that is using the resource according to a result of the determination, and according to a result of the comparison, the priority of the task that is using the resource is increased to a highest priority of priorities of all tasks trying to occupy a CPU. Accordingly, conventional problems in the BPI and IIP schemes can be solved.
摘要翻译：多任务方法根据多个任务中的每一个的优先级执行多个任务。确定当前任务要使用的资源是否被另一任务使用，根据确定的结果将当前任务的优先级与正在使用资源的任务的优先级进行比较，以及根据比较的结果，正在使用资源的任务的优先级被增加到试图占用CPU的所有任务的优先级的最高优先级。因此，可以解决BPI和IIP方案中的常规问题。

9. 发明申请

US20080133899A1 Context switching method, medium, and system for reconfigurable processors 审中-公开
标题翻译：可重构处理器的上下文切换方法，介质和系统
公开(公告)号：US20080133899A1
公开(公告)日：2008-06-05
申请号：US11987662
申请日：2007-12-03
申请人： Jung-keun Park , Gyu-sang Choi , Chae-seok Im , Chang-woo Baek
发明人： Jung-keun Park , Gyu-sang Choi , Chae-seok Im , Chang-woo Baek
IPC分类号： G06F9/318
CPC分类号： G06F15/7867
摘要： A context switching method, medium, and system with a reconfigurable processor. The context switching system include a reconfigurable processor reconfiguring a program according to reconfiguration information and executing the reconfigured program, a central processing unit outputting a load command for sequentially loading reconfiguration information required for a plurality of tasks, in order to control the plurality of tasks, a reconfiguration information selecting unit selecting reconfiguration information for context switching, a reconfiguration information loading unit receiving the load command from the central processing unit, and loading reconfiguration information corresponding to the load command from a memory, and a plurality of reconfiguration information storage units storing the reconfiguration information loaded by the reconfiguration information loading unit. Accordingly, by pre-loading reconfiguration information which is required many times while context switching is performed, it is possible to quickly perform context switching and perform multitasking with a small overhead.
摘要翻译：具有可重构处理器的上下文切换方法，介质和系统。所述上下文切换系统包括可重构处理器，根据重新配置信息重新配置程序并执行重新配置的程序;中央处理单元，输出用于顺序加载多个任务所需的重新配置信息的加载命令，以便控制多个任务，重新配置信息选择单元，选择用于上下文切换的重新配置信息，重新配置信息加载单元，从中央处理单元接收加载命令，以及从存储器加载与加载命令对应的重配置信息;以及多个重配置信息存储单元，由重新配置信息加载单元加载的重新配置信息。因此，通过在执行上下文切换时预先加载需要多次的重新配置信息，可以快速执行上下文切换并以小的开销执行多任务。

10. 发明授权

US08875151B2 Load balancing method and apparatus in symmetric multi-processor system 有权
标题翻译：对称多处理器系统中的负载平衡方法和装置
公开(公告)号：US08875151B2
公开(公告)日：2014-10-28
申请号：US11976759
申请日：2007-10-26
申请人： Gyu-sang Choi , Chae-seok Im , Si-hwa Lee
发明人： Gyu-sang Choi , Chae-seok Im , Si-hwa Lee
IPC分类号： G06F9/46 , G06F9/50
CPC分类号： G06F9/5088
摘要： Provided are a load balancing method and a load balancing apparatus in a symmetric multi-processor system. The load balancing method includes selecting at least two processors based on a load between a plurality of processors, from among the plurality of processors, migrating a predetermined task stored in a run queue of a first processor to a migration queue of a second processor, and migrating the predetermined task stored in the migration queue of the second processor to a run queue of the second processor. Accordingly, a run queue of a processor is not blocked while migrating a task, an immediate response of the run queue is possible, and a waiting time of a scheduler is reduced. Consequently, the scheduler can speedily perform context switching, and thus performance of the entire operating system is improved.
摘要翻译：提供了一种对称多处理器系统中的负载平衡方法和负载平衡装置。所述负载平衡方法包括基于所述多个处理器之间的负载选择至少两个处理器，所述多个处理器之中将存储在第一处理器的运行队列中的预定任务迁移到第二处理器的迁移队列，以及将存储在第二处理器的迁移队列中的预定任务迁移到第二处理器的运行队列。因此，处理器的运行队列在迁移任务时不被阻塞，所以运行队列的即时响应是可能的，并且减少了调度器的等待时间。因此，调度器可以快速执行上下文切换，从而提高整个操作系统的性能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式