专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120087653A1 OPTICAL TRANSMISSION APPARATUS AND OPTICAL TRANSMISSION METHOD 审中-公开
标题翻译：光传输装置和光传输方法
公开(公告)号：US20120087653A1
公开(公告)日：2012-04-12
申请号：US13378055
申请日：2010-03-08
申请人： Kazushige Sawada , Takashi Sugihara , Yasuhisa Shimakura , Kohei Sugihara
发明人： Kazushige Sawada , Takashi Sugihara , Yasuhisa Shimakura , Kohei Sugihara
IPC分类号： H04B10/04 , H04B10/08
CPC分类号： H04B10/516 , H04B10/5051
摘要： An optical transmission apparatus in which, even if a change is made in the bit rate of modulation signals that are inputted to a plurality of optical modulating units, the modulation signals do not suffer from phase shifting, thereby enabling achieving synchronous modulation in the plurality of optical modulating units and enabling achieving a high optical signal quality. The optical transmission apparatus includes: a plurality of optical modulating units that modulate light on the basis of modulation signals; and a delay amount control unit that, based on bit rate information indicating a bit rate of the modulation signals, controls delay amounts of the modulation signals to be inputted to the plurality of optical modulating units, such that the light is modulated in a synchronous manner in the plurality of optical modulating units.
摘要翻译：其中，即使在输入到多个光调制单元的调制信号的比特率中发生变化，调制信号也不会遭受相移，从而能够实现多个调制信号的同步调制光调制单元，实现高光信号质量。光传输装置包括：多个光调制单元，其基于调制信号调制光; 以及延迟量控制单元，其基于表示调制信号的比特率的比特率信息，控制要输入到多个光调制单元的调制信号的延迟量，使得以同步方式调制光在多个光学调制单元中。

2. 发明授权

US09641257B2 Optical transmitter and DC bias control method 有权
公开(公告)号：US09641257B2
公开(公告)日：2017-05-02
申请号：US14422493
申请日：2012-09-12
申请人： Takashi Sugihara , Tsuyoshi Yoshida
发明人： Takashi Sugihara , Tsuyoshi Yoshida
IPC分类号： H04B10/564 , H04B10/516
CPC分类号： H04B10/564 , G02F1/0123 , G02F1/035 , H04B10/50575 , H04B10/516 , H04B10/541
摘要： An optical transmitter for modulating light from a light source to generate an optical transmission signal with use of a data sequence as an electric signal, the optical transmitter including: a mapping section for mapping the data sequence to be converted into multi-level data based on modulation multi-level degree information indicating multi-level degree of the modulation; a D/A converter for converting the multi-level data output from the mapping section into an analog signal; an optical modulator to be driven based on the analog signal output from the D/A converter, for modulating the light from the light source; and a bias control section for setting control polarity of DC bias control of the optical modulator based on the modulation multi-level degree information.

3. 发明授权

US09243845B2 Reflow furnace 有权
标题翻译：回流炉
公开(公告)号：US09243845B2
公开(公告)日：2016-01-26
申请号：US13514969
申请日：2010-12-07
申请人： Takashi Sugihara , Hiroshi Taguchi , Daisuke Kasahara , Koichiro Hosokawa , Yuta Saito
发明人： Takashi Sugihara , Hiroshi Taguchi , Daisuke Kasahara , Koichiro Hosokawa , Yuta Saito
IPC分类号： B23K1/00 , B23K1/008 , F27B9/30 , B23K1/012 , B23K1/015 , B23K3/08 , F27B9/24 , F27D17/00
CPC分类号： F27B9/3005 , B23K1/008 , B23K1/012 , B23K1/015 , B23K3/08 , F27B9/24 , F27D17/001
摘要： To prevent evaporated flux from being attached to rotation axes of motors which rotate fans positioned in a preheating zone, a main heating zone and a cooling zone and being solidified, the evaporated flux is efficiently and surely collected with the flux liquefying before the flux is solidified and having fluidity. A drain portion 20 constituting a flux collection apparatus 10A is formed at a side of a motor base 16 opposed to the fan and at a circumferential portion of the rotation axis 14. A surface of the drain portion 20 opposed to the fan is formed as an inclined surface 20A which is inclined from a level position of the motor base 16 to a discharge port 46 provided at a back side of the motor base 16. The flux collected to a center portion of the motor base 16 by the rotation drive of the fan is flown to the drain portion 20 formed in the center portion of the motor base 16, is flown along the inclined surface 20A and contained into a collection container 34 from the drain portion 20 through the discharge port 46, a drain pipe and a pipe 48.
摘要翻译：为了防止蒸发的焊剂附着在旋转位于预热区域，主加热区域和冷却区域中的风扇的电动机的旋转轴上，并且固化，在熔剂固化之前，通过液化而使蒸发的熔剂被有效地和可靠地收集并具有流动性。构成磁通收集装置10A的排出部分20形成在与风扇相对的电动机底座16的一侧和旋转轴线14的周向部分处。与风扇相对的排水部分20的表面形成为倾斜面20A从电动机底座16的高度位置倾斜到设置在电动机底座16的后侧的排出口46.通过风扇的旋转驱动而收集到电动机底座16的中心部分的磁通流到形成在电动机基座16的中心部分的排水部分20，沿着倾斜表面20A流动并通过排放口46从排水部分20收集到收集容器34中，排水管和管道48 。

4. 发明申请

US20120128368A1 DIFFERENTIAL CODE OPTICAL TRANSMISSION AND RECEPTION DEVICE 有权
标题翻译：差分代码光传输和接收设备
公开(公告)号：US20120128368A1
公开(公告)日：2012-05-24
申请号：US13388079
申请日：2010-10-06
申请人： Kiyoshi Onohara , Hideo Yoshida , Takashi Sugihara
发明人： Kiyoshi Onohara , Hideo Yoshida , Takashi Sugihara
IPC分类号： H04B10/00
CPC分类号： H04B10/516 , H04B10/40 , H04B10/60 , H04J3/1652 , H04J14/06 , H04J2203/0089
摘要： A differential code optical transmission and reception device including: a digital signal processing optical transceiver that converts information data into an optical signal and transmits it to a communication channel, a reception front end part that receives the optical signal from the communication channel, an O/E conversion part that converts the optical signal received from the communication channel into an electrical signal, a skew correction part that regulates or correct a skew between lanes contained in the electrical signal, a differential decoder that decodes a differential code of the skew corrected electrical signal, and a lane exchange/rotation part that rearranges the electrical signal having passed through the differential decoder into a lane state thereof at the time of transmission in cases where lane exchange has occurred in the communication channel.
摘要翻译：一种差分代码光发送和接收装置，包括：数字信号处理光收发器，其将信息数据转换为光信号并将其发送到通信信道;接收前端部，其从通信信道接收光信号; O / E转换部分，其将从通信信道接收的光信号转换为电信号;扭曲校正部分，其调节或校正电信号中包含的通道之间的偏斜;差分解码器，其对所述歪斜校正电信号的差分码进行解码; 以及车道交换/旋转部，在通信信道中发生车道交换的情况下，在传输时将已经通过差分解码器的电信号重新排列成车道状态。

5. 发明申请

US20120007164A1 SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME 审中-公开
标题翻译：半导体存储器件及其制造方法
公开(公告)号：US20120007164A1
公开(公告)日：2012-01-12
申请号：US13176895
申请日：2011-07-06
申请人： Takashi Sugihara
发明人： Takashi Sugihara
IPC分类号： H01L29/788 , H01L21/28
CPC分类号： H01L27/11521
摘要： According to one embodiment, a method is disclosed for manufacturing a semiconductor memory device. The method can include forming a plurality of protruding portions in band configurations on a major surface of a semiconductor layer to extend along a first direction parallel to the major surface. The method can include forming an inter-layer insulating film to cover the protruding portions and an inner surface of a trench between the protruding portions. The method can include forming a buried conductive portion by filling a first conductive material into a space inside the trench. The method can include exposing a buried conductive portion side surface by dividing the buried conductive portion along the first direction. The method can include filling a second conductive material into a void of the buried conductive portion exposed at the side surface. In addition, the method can include removing one portion of the second conductive material.
摘要翻译：根据一个实施例，公开了一种用于制造半导体存储器件的方法。该方法可以包括在半导体层的主表面上形成带状结构中的多个突出部分，以沿着平行于主表面的第一方向延伸。该方法可以包括形成层间绝缘膜以覆盖突出部分之间的突出部分和沟槽的内表面。该方法可以包括通过将第一导电材料填充到沟槽内的空间中来形成掩埋导电部分。该方法可以包括通过沿着第一方向分割掩埋导电部分来暴露掩埋的导电部分侧表面。该方法可以包括将第二导电材料填充到暴露在侧表面处的掩埋导电部分的空隙中。此外，该方法可以包括去除第二导电材料的一部分。

6. 发明申请

US20110278348A1 AUTOMATIC SOLDERING DEVICE AND CARRIER DEVICE 有权
标题翻译：自动焊接装置和载体装置
公开(公告)号：US20110278348A1
公开(公告)日：2011-11-17
申请号：US13146193
申请日：2010-01-26
申请人： Takashi Sugihara , Takashi Usuba , Hirokazu Ichikawa , Toshihiko Mutsuji
发明人： Takashi Sugihara , Takashi Usuba , Hirokazu Ichikawa , Toshihiko Mutsuji
IPC分类号： B23K37/04 , B23K3/04 , B65G17/20 , B23K3/06
CPC分类号： B23K1/0016 , B23K1/085 , B23K3/08 , B23K2101/42 , B65G37/005 , H05K3/3468
摘要： To enable the circuit board to be fixed on a predetermined position and to be conveyed to the solder processing portion.Conveying hooks 10 that hold the printed circuit board W1 therebetween, conveying chains 15a, 15b that drive so that the conveying hooks 10 are movable from a heater part 4 to a solder bath 5, first frames 9A that guide the conveying chains 15a, 15b along the heater part 4, second frames 9B that guide the conveying chain 15 along the solder bath 5, and an absorbing member 124 that is provided between each of the first frames 9A and each of the second frames 9B and absorbs an expansion and contraction based on difference of any thermal expansion between the frames 9A, 9B and the conveying chains 15a, 15b are provided. Since the absorbing member 124 absorbs the expansion and contraction based on difference of any thermal expansion between the frames 9A, 9B and the conveying chains 15a, 15b, it is possible to prevent the conveying chains 15a, 15b from being deviated from the frames 9A, 9B. This enables the printed circuit board W1 to be fixed on the predetermined position and to be conveyed to the heater part 4 and the solder bath 5.
摘要翻译：为了使电路板固定在预定位置并被输送到焊料处理部分。将印刷电路板W1保持在其间的输送钩10，输送链条15a，15b，其驱动使得输送钩10能够从加热器部分4移动到焊料槽5;第一框架9A，其引导输送链条15a，15b沿着加热器部分4，沿着焊料槽5引导输送链条15的第二框架9B和设置在每个第一框架9A和每个第二框架9B之间的吸收构件124，其基于提供了框架9A，9B和输送链15a，15b之间的任何热膨胀差异。由于吸收构件124基于框架9A，9B和输送链15a，15b之间的任何热膨胀的差异而吸收膨胀和收缩，因此可以防止输送链15a，15b从框架9A， 9B。这使得印刷电路板W1能够固定在预定位置并被传送到加热器部分4和焊料槽5。

7. 发明申请

US20110008913A1 TUMOR SUPPRESSOR GENE 失效
标题翻译：肿瘤抑制基因
公开(公告)号：US20110008913A1
公开(公告)日：2011-01-13
申请号：US12888572
申请日：2010-09-23
申请人： Renu Wadhwa , Takashi Sugihara , Akiko Ohide
发明人： Renu Wadhwa , Takashi Sugihara , Akiko Ohide
IPC分类号： G01N33/53 , C07K14/435
CPC分类号： C07K14/4703 , A61K38/00
摘要： A full-length cDNA encoding novel proteins involved in the control of cell proliferation (human Gros1-L and S) was successfully isolated from the human testis cDNA libraries. A full-length cDNA encoding the mouse homologues of the human Gros1 (mouse Gros1-L and S) was also isolated. The colony forming activity of cells exogenously expressing Gros1-L was significantly reduced, while that of cells expressing Gros1 antisense RNA was significantly increased.
摘要翻译：从人睾丸cDNA文库中成功分离了编码参与细胞增殖控制的新蛋白质（人类Gros1-L和S）的全长cDNA。还分离了编码人Gros1（小鼠Gros1-L和S）的小鼠同系物的全长cDNA。外源性表达Gros1-L的细胞的集落形成活性显着降低，而表达Gros1反义RNA的细胞的集落形成活性显着增加。

8. 发明授权

US07642070B2 Tumor suppressor gene 失效
公开(公告)号：US07642070B2
公开(公告)日：2010-01-05
申请号：US11603619
申请日：2006-11-22
申请人： Renu Wadhwa , Takashi Sugihara , Akiko Ohide
发明人： Renu Wadhwa , Takashi Sugihara , Akiko Ohide
IPC分类号： C12N15/00
CPC分类号： C07K14/4703 , A61K38/00
摘要： A full-length cDNA encoding novel proteins involved in the control of cell proliferation (human Gros1-L and S) was successfully isolated from the human testis cDNA libraries. A full-length cDNA encoding the mouse homologues of the human Gros1 (mouse Gros1-L and S) was also isolated. The colony forming activity of cells exogenously expressing Gros1-L was significantly reduced, while that of cells expressing Gros1 antisense RNA was significantly increased.

9. 发明申请

US20090140316A1 SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME 审中-公开
标题翻译：半导体存储器件及其制造方法
公开(公告)号：US20090140316A1
公开(公告)日：2009-06-04
申请号：US12277448
申请日：2008-11-25
申请人： Takashi Sugihara , Minori Kajimoto
发明人： Takashi Sugihara , Minori Kajimoto
IPC分类号： H01L21/28 , H01L29/788
CPC分类号： H01L27/115 , G11C16/0483 , G11C16/10 , H01L27/11521 , H01L27/11524
摘要： A semiconductor memory device includes an insulating film formed on a semiconductor substrate, a plurality of active areas formed on the insulating film from a semiconductor layer which is formed integrally with the substrate through openings of the insulating film, the active areas being formed by being divided into a striped shape by a plurality of trenches reaching an upper surface of the insulating film, the active areas having upper surfaces and sides respectively, a first gate insulating film formed so as to cover the upper surfaces and sides of the active areas, a charge trap layer having a face located on the first gate insulating film and confronting the upper surfaces and the sides of the active areas with the first gate insulating film being interposed therebetween, a second gate insulating film formed on the charge trap layer, and a gate electrode formed on the second gate insulating film.
摘要翻译：一种半导体存储器件，包括形成在半导体衬底上的绝缘膜，形成在绝缘膜上的多个有源区，该绝缘膜与半导体层形成，该半导体层通过绝缘膜的开口与衬底一体形成，有源区通过分割形成通过多个沟槽到达绝缘膜的上表面的条纹形状，所述有源区域分别具有上表面和侧面，形成为覆盖有源区域的上表面和侧面的第一栅极绝缘膜，电荷捕获层，其具有位于所述第一栅极绝缘膜上的面并且与所述有源区的上表面和所述侧面间隔开所述第一栅极绝缘膜，形成在所述电荷陷阱层上的第二栅极绝缘膜，以及栅电极形成在第二栅绝缘膜上。

10. 发明申请

US20080048783A1 Bias Circuit 失效
标题翻译：偏置电路
公开(公告)号：US20080048783A1
公开(公告)日：2008-02-28
申请号：US11587678
申请日：2004-04-28
申请人： Kenkichi Shimomura , Takashi Sugihara , Katsuhiro Shimizu
发明人： Kenkichi Shimomura , Takashi Sugihara , Katsuhiro Shimizu
IPC分类号： H03F3/04
CPC分类号： H03H7/38 , H03F1/30 , H03F3/189 , H04B2203/5483
摘要： A bias circuit that supplies bias voltage or bias current to one end of a transmission line includes an inductor that prohibits a high frequency component of a baseband signal transmitted on the transmission line and passes a frequency component near direct current of the baseband signal, and an impedance-decrease prevention element that prevents impedance from decreasing, when viewed from the transmission line, that is produced due to a resonance between a parasitic capacitance generated due to the inductor and an inductance of the inductor.
摘要翻译：向传输线路的一端提供偏置电压或偏置电流的偏置电路包括：电阻器，其抑制在传输线路上传输的基带信号的高频分量，并使基带信号的直流电流附近的频率分量通过，阻抗减小预防元件，其防止由于由于电感器产生的寄生电容和电感器的电感之间的谐振而从传输线看到的阻抗减小。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式