专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07239673B2 Optical reception apparatus 有权
标题翻译：光接收装置
公开(公告)号：US07239673B2
公开(公告)日：2007-07-03
申请号：US10416550
申请日：2002-09-12
申请人： Kazushige Sawada , Kazuo Kubo , Takashi Mizuochi , Hideo Yoshida , Hachiro Fujita , Katsuhiro Shimizu , Junichi Abe
发明人： Kazushige Sawada , Kazuo Kubo , Takashi Mizuochi , Hideo Yoshida , Hachiro Fujita , Katsuhiro Shimizu , Junichi Abe
IPC分类号： H03K9/00 , H04L27/00
CPC分类号： H03M13/6325 , G11B20/1833 , H04B10/695 , H04L1/004 , H04L25/063 , H04L25/067
摘要： An optical receiver includes a soft-decision deciding unit (7) for deciding an electric received signal according to a plurality of decision levels to output a multivalued decision signal, a demultiplexing unit (5) for serial-to-parallel converting the multivalued decision signal to output a multivalued parallel signal, a soft-decision error correction decoding unit (8) for correcting the multivalued parallel signal based on reliability information to output an error-corrected parallel received signal and decision results indicating the decision of the electric received signal according to the plurality of decision levels, a probability density distribution estimation unit (9) for estimating probability density distributions based on distributions of the decision results, and a decision level control unit (10) for controlling the plurality of decision levels based on the probability density distributions, thereby improving the transmission quality.
摘要翻译：一种光接收机包括：软判决决定单元，用于根据多个判决电平决定电接收信号以输出多值判定信号;解复用单元，用于串并转换多值判定信号; 输出多值并行信号;软判决纠错解码单元，用于根据可靠性信息校正多值并行信号，以输出纠错后的并行接收信号;以及判定结果，其指示电接收信号根据所述多个判定级别，基于所述判定结果的分布来估计概率密度分布的概率密度分布估计单元（9），以及用于基于所述概率密度分布来控制所述多个判定级别的判定级别控制单元（10），从而提高传输质量。

2. 发明授权

US06658605B1 Multiple coding method and apparatus, multiple decoding method and apparatus, and information transmission system 有权
标题翻译：多重编码方法和装置，多重解码方法和装置以及信息传输系统
公开(公告)号：US06658605B1
公开(公告)日：2003-12-02
申请号：US09703638
申请日：2000-11-02
申请人： Hideo Yoshida , Takahiko Nakamura , Hachiro Fujita , Yoshikuni Miyata , Kazuo Kubo
发明人： Hideo Yoshida , Takahiko Nakamura , Hachiro Fujita , Yoshikuni Miyata , Kazuo Kubo
IPC分类号： G11C2900
CPC分类号： H03M7/30 , H03M13/15 , H03M13/1515 , H03M13/2707 , H03M13/2721 , H03M13/29 , H03M13/6561
摘要： A multiple coding apparatus comprises a first encoder for encoding a plurality of input sequences in parallel so as to generate a plurality of output coded sequences in parallel while adding an error-correcting bit sequence to each of the plurality of input sequences. An interleaving circuit interleaves the plurality of output coded sequences applied thereto in parallel from the first encoder without having to use any memory. The interleaving circuit permutes the plurality of input sequences on a bit-by-bit or symbol-by-symbol basis so as to generate a plurality of interleaved coded sequences in parallel. A second encoder then encodes the plurality of interleaved coded sequences applied thereto in parallel from the interleaving circuit so as to generate a plurality of output coded sequences in parallel while adding an error-correcting bit sequence to each of the plurality of interleaved coded sequences.
摘要翻译：多重编码装置包括：并行地编码多个输入序列的第一编码器，以便并行地产生多个输出编码序列，同时向多个输入序列中的每个输入序列添加纠错位序列。交织电路将从第一编码器并行地施加到其上的多个输出编码序列进行交织，而不必使用任何存储器。交织电路逐位或逐符号地排列多个输入序列，以便并行地生成多个交错编码序列。然后，第二编码器对从交织电路并行施加到其上的多个交错编码序列进行编码，以便并行地产生多个输出编码序列，同时向多个交错编码序列中的每一个添加纠错位序列。

3. 发明授权

US09081677B2 Method and device for estimating input bit error ratio 有权
标题翻译：用于估计输入误码率的方法和装置
公开(公告)号：US09081677B2
公开(公告)日：2015-07-14
申请号：US13982403
申请日：2012-02-20
申请人： Yoshikuni Miyata , Kenya Sugihara , Kiyoshi Onohara , Kazuo Kubo , Hideo Yoshida , Takashi Mizuochi
发明人： Yoshikuni Miyata , Kenya Sugihara , Kiyoshi Onohara , Kazuo Kubo , Hideo Yoshida , Takashi Mizuochi
IPC分类号： G06F11/07 , H04L1/20
CPC分类号： G06F11/076 , H04L1/203
摘要： An input bit error ratio estimating method executed by a communication control unit includes a computing, a condition determining, a first input BER estimating, a second input BER estimating, a third input BER estimating, and an input BER estimation result outputting. In the condition determining, the communication control unit determines which of a plurality of conditions set in advance to be narrowed down to one has been established, based on a post-internal decoding residual error detection ratio. Based on the condition that is determined in the condition determining as one that has been established, the communication control unit selects one out of a plurality of processing procedures for estimating the input BER, namely, selects one of the first input BER estimating to the third input BER estimating and executes the selected processing.
摘要翻译：由通信控制单元执行的输入误码率估计方法包括计算，条件确定，第一输入BER估计，第二输入BER估计，第三输入BER估计和输入BER估计结果输出。在所述条件判定中，所述通信控制部基于所述内部解码剩余错误检测率，确定预先设定为被缩小为一个的条件中的哪一个已被建立。基于在确定为已经建立的条件中确定的条件，通信控制单元从用于估计输入BER的多个处理过程中选择一个，即，选择第三输入BER中的一个，输入BER估计并执行所选择的处理。

4. 发明授权

US08621316B2 Method and device for encoding of error correcting codes, and method and device for decoding of error correcting codes 有权
标题翻译：用于纠错码编码的方法和装置，以及用于解码纠错码的方法和装置
公开(公告)号：US08621316B2
公开(公告)日：2013-12-31
申请号：US12987368
申请日：2011-01-10
申请人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
发明人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
IPC分类号： G06F11/00 , H03M13/00
CPC分类号： H04L1/0071 , H03M13/1102 , H03M13/1515 , H03M13/152 , H03M13/23 , H03M13/271 , H03M13/29 , H03M13/2945 , H03M13/2957 , H03M13/2963 , H03M13/356 , H03M13/6561 , H03M13/6577 , H04L1/0065
摘要： An error correction encoding device includes an outer encoding circuit that performs encoding processing for an outer code and an inner encoding circuit that performs encoding processing for an inner code. The inner encoding circuit includes an inner-encoding input circuit that performs interleaving processing in which a parallel input sequence is divided into lanes and in which a barrel shift is performed for each inner frame in the lanes. Thus, allocation ratios between an information sequence area and a parity sequence area are made uniform.
摘要翻译：纠错编码装置包括对外部码进行编码处理的外部编码电路和对内部码进行编码处理的内部编码电路。内部编码电路包括内部编码输入电路，其执行交织处理，其中并行输入序列被划分为通道，并且其中对车道中的每个内部框架执行桶形移位。因此，使信息序列区域和奇偶序列区域之间的分配比率一致。

5. 发明授权

US08402339B2 Error correcting device and error correcting method 有权
标题翻译：纠错装置和纠错方法
公开(公告)号：US08402339B2
公开(公告)日：2013-03-19
申请号：US12765329
申请日：2010-04-22
申请人： Kazuo Kubo , Takashi Mizuochi , Hideo Yoshida , Yoshikuni Miyata
发明人： Kazuo Kubo , Takashi Mizuochi , Hideo Yoshida , Yoshikuni Miyata
IPC分类号： H03M13/00
CPC分类号： H03M13/2945 , H03M13/1102 , H03M13/1111 , H03M13/15 , H03M13/1515 , H03M13/152 , H03M13/23 , H03M13/27 , H03M13/2906 , H03M13/2957
摘要： An error correcting device in an optical communication system that transmits a transmission frame formed by adding an overhead and an error correction code to information data uses a concatenated code or an iterated code of at least two error correction codes as an outer code and an error correction code for soft-decision decoding as an inner code.
摘要翻译：将通过将开销和纠错码相加形成的传输帧发送到信息数据的光通信系统中的纠错装置使用至少两个纠错码的级联码或迭代码作为外码和纠错码用于软判决解码的代码作为内部代码。

6. 发明申请

US20110173511A1 METHOD AND DEVICE FOR ENCODING OF ERROR CORRECTING CODES, AND METHOD AND DEVICE FOR DECODING OF ERROR CORRECTING CODES 有权
标题翻译：用于编码错误校正码的方法和装置，以及用于解码错误校正码的方法和装置
公开(公告)号：US20110173511A1
公开(公告)日：2011-07-14
申请号：US12987368
申请日：2011-01-10
申请人： Yoshikuni MIYATA , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
发明人： Yoshikuni MIYATA , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
IPC分类号： G06F11/08
CPC分类号： H04L1/0071 , H03M13/1102 , H03M13/1515 , H03M13/152 , H03M13/23 , H03M13/271 , H03M13/29 , H03M13/2945 , H03M13/2957 , H03M13/2963 , H03M13/356 , H03M13/6561 , H03M13/6577 , H04L1/0065
摘要： Provided is an error correction encoding device including: an outer encoding circuit (33) for performing encoding processing for outer code; and an inner encoding circuit (34) for performing encoding processing for inner code, the inner encoding circuit (34) including an inner-encoding input circuit (54) for performing interleaving processing in which a parallel input sequence is divided into given lanes, and a given barrel shift is performed for each inner frame. By carrying out interleaving in which the parallel input sequence is divided into the given lanes, and the given barrel shift is performed for the each inner frame, allocation ratios between an information sequence area and a parity sequence area are made uniform, to thereby improve a processing throughput and enhance an error correction capability.
摘要翻译：提供了一种纠错编码装置，包括：外编码电路，用于对外码执行编码处理; 以及内部编码电路（34），用于对内部码进行编码处理，所述内部编码电路（34）包括内部编码输入电路（54），所述内部编码电路（54）用于执行将并行输入序列划分为给定车道的交错处理，以及对于每个内部框架执行给定的桶形移位。通过执行并行输入序列被划分为给定通道的交织，并且对于每个内部帧执行给定的桶形移位，使信息序列区域和奇偶校验序列区域之间的分配比率一致，从而改善处理吞吐量并增强纠错能力。

7. 发明申请

US20100293432A1 ERROR-CORRECTION CODING METHOD, ERROR-CORRECTION DECODING METHOD, ERROR-CORRECTION CODING APPARATUS, AND ERROR-CORRECTION DECODING APPARATUS 有权
标题翻译：错误校正编码方法，错误修正方法，错误修正编码装置和错误修正装置
公开(公告)号：US20100293432A1
公开(公告)日：2010-11-18
申请号：US12778618
申请日：2010-05-12
申请人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
发明人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
IPC分类号： H03M13/29 , G06F11/10
CPC分类号： H03M13/29
摘要： An error-correction coding method that includes outer coding of performing a coding process for an outer code; and inner coding of performing a coding process for an inner code that has an error correction capability adjusted based on an error correction capability of the outer code.
摘要翻译：一种纠错编码方法，包括对外部码进行编码处理的外部编码; 以及对具有基于外部码的纠错能力进行了调整的纠错能力的内部码的编码处理进行内部编码。

8. 发明授权

US08977927B2 Error-correction coding method, error-correction decoding method, error-correction coding apparatus, and error-correction decoding apparatus 有权
标题翻译：纠错编码方法，纠错解码方法，纠错编码装置和纠错解码装置
公开(公告)号：US08977927B2
公开(公告)日：2015-03-10
申请号：US12778618
申请日：2010-05-12
申请人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
发明人： Yoshikuni Miyata , Hideo Yoshida , Kazuo Kubo , Takashi Mizuochi
IPC分类号： H03M13/00 , H03M13/29
CPC分类号： H03M13/29
摘要： An error-correction coding method that includes outer coding of performing a coding process for an outer code; and inner coding of performing a coding process for an inner code that has an error correction capability adjusted based on an error correction capability of the outer code.
摘要翻译：一种纠错编码方法，包括对外部码进行编码处理的外部编码; 以及对具有基于外部码的纠错能力进行了调整的纠错能力的内部码的编码处理进行内部编码。

9. 发明申请

US20130311840A1 METHOD AND DEVICE FOR ESTIMATING INPUT BIT ERROR RATIO 有权
标题翻译：用于估计输入位错误比率的方法和装置
公开(公告)号：US20130311840A1
公开(公告)日：2013-11-21
申请号：US13982403
申请日：2012-02-20
申请人： Yoshikuni Miyata , Kenya Sugihara , Kiyoshi Onohara , Kazuo Kubo , Hideo Yoshida , Takashi Mizuochi
发明人： Yoshikuni Miyata , Kenya Sugihara , Kiyoshi Onohara , Kazuo Kubo , Hideo Yoshida , Takashi Mizuochi
IPC分类号： G06F11/07
CPC分类号： G06F11/076 , H04L1/203
摘要： An input bit error ratio estimating method executed by a communication control unit includes a computing, a condition determining, a first input BER estimating, a second input BER estimating, a third input BER estimating, and an input BER estimation result outputting. In the condition determining, the communication control unit determines which of a plurality of conditions set in advance to be narrowed down to one has been established, based on a post-internal decoding residual error detection ratio. Based on the condition that is determined in the condition determining as one that has been established, the communication control unit selects one out of a plurality of processing procedures for estimating the input BER, namely, selects one of the first input BER estimating to the third input BER estimating and executes the selected processing.
摘要翻译：由通信控制单元执行的输入误码率估计方法包括计算，条件确定，第一输入BER估计，第二输入BER估计，第三输入BER估计和输入BER估计结果输出。在所述条件判定中，所述通信控制部基于所述内部解码剩余错误检测率，确定预先设定为被缩小为一个的条件中的哪一个已被建立。基于在确定为已经建立的条件中确定的条件，通信控制单元从用于估计输入BER的多个处理过程中选择一个，即，选择第三输入BER中的一个，输入BER估计并执行所选择的处理。

10. 发明授权

US08693864B2 Optical network system, optical redundant switching apparatus, and WDM apparatus 有权
标题翻译：光网络系统，光冗余交换设备和WDM设备
公开(公告)号：US08693864B2
公开(公告)日：2014-04-08
申请号：US13060332
申请日：2008-10-15
申请人： Kazuo Kubo , Takashi Mizuochi , Yuji Akiyama
发明人： Kazuo Kubo , Takashi Mizuochi , Yuji Akiyama
IPC分类号： H04J14/02
CPC分类号： H04J3/1652 , H04B1/74 , H04J3/14 , H04J14/0295 , H04J14/0297
摘要： An optical network system includes a first node that converts input signals of n systems into optical signals having wavelengths different for each of the systems and wavelength-multiplexes and transmits the optical signals and a second node that selects signals of n systems from the wavelength-multiplexed signals and outputs the signals. The first node includes an optical coupler that divides the input signals into operating system signals and redundant signals, TPNDs that convert the operating systems into optical signals, an optical switch that selects standby system signals from the redundant signals, and a TPND that converts the standby system signals into optical signals in a storage mode corresponding to a type of the standby system signals. The second node includes TPNDs that convert the optical signals converted from the operating system signals into signals of a type corresponding to the input signals, a TPND that converts the optical signals of the standby system signals into signals of the type of the input signals in a storage mode corresponding to the standby system signals, and an optical switch that selects an output destination of the signals output from the TPND.
摘要翻译：光网络系统包括将n个系统的输入信号转换成具有对于每个系统和波长复用的波长不同的波长的第一节点，并且发送光信号，以及从波长多路复用器件中选择n个系统的信号的第二节点信号并输出信号。第一个节点包括将输入信号分为操作系统信号和冗余信号的光耦合器，将操作系统转换为光信号的TPND，从冗余信号中选择待机系统信号的光开关，以及转换待机状态的TPND 系统以对应于备用系统信号的类型的存储模式将信号转换成光信号。第二节点包括将从操作系统信号转换的光信号转换为与输入信号相对应的类型的信号的TPND，将待机系统信号的光信号转换为输入信号类型的信号的TPND 对应于备用系统信号的存储模式，以及选择从TPND输出的信号的输出目的地的光开关。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式