专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07187151B2 Conveyor unit, controller for a driving roller for use in the conveyor unit, and zone controlled conveyor system incorporating the conveyor unit 有权
标题翻译：输送单元，用于在输送机单元中使用的驱动辊的控制器，以及包含输送单元的区域控制输送机系统
公开(公告)号：US07187151B2
公开(公告)日：2007-03-06
申请号：US11294024
申请日：2005-12-05
申请人： Kazuo Itoh , Yoshio Inoue
发明人： Kazuo Itoh , Yoshio Inoue
IPC分类号： G05B5/00
CPC分类号： B65G43/10 , B65G39/02 , B65G43/08 , B65G47/261 , B65G2203/042
摘要： A conveyor unit (2) including a driving roller (5), a motor (30) for powering the driving roller (5), and a controller (10) adapted to adjust the motor (30) so as to control the driving roller (5), the motor (30) including a permanent magnet and an armature having a plurality of armature coils (32a–32c), and the controller (10) having an interrupter (15) adapted to repeat shunting and deshunting of at least one of the coils (32a–32c) and a rotation detector (17) adapted to detect an externally forced rotation of the motor (30) in response to an electromotive force induced in at least one of the coils (32a–32c), wherein in the case that the motor (30) is not driven, the controller (10) maintains operations of the interrupter (15) and outputs a presence signal by determining conveyance of an article (W) into an area powered by the motor (30) upon detection of the rotation of the motor (30) by means of the rotation detector (17).
摘要翻译：包括驱动辊（5），用于为驱动辊（5）供电的马达（30））的输送机单元（2）和适于调节马达（30）以控制驱动辊（ 5），包括永磁体的电动机（30）和具有多个电枢线圈（32a-32c）的电枢，以及具有断路器（15）的控制器（10），该断路器适于至少重复分流和去绝缘线圈（32a-32c）中的一个和旋转检测器（17），其适于响应于在至少一个线圈（32a-32）中感应的电动势来检测电动机（30）的外部强制旋转 c），其中在电动机（30）未被驱动的情况下，控制器（10）保持断续器（15）的操作，并且通过确定物品（W）的输送到由在通过旋转检测器（17）检测到电动机（30）的旋转时，电动机（30）。

2. 发明申请

US20060132077A1 Conveyor unit, controller for a driving roller for use in the conveyor unit, and zone controlled conveyor system incorporating the conveyor unit 有权
标题翻译：输送单元，用于在输送机单元中使用的驱动辊的控制器，以及包含输送单元的区域控制输送机系统
公开(公告)号：US20060132077A1
公开(公告)日：2006-06-22
申请号：US11294024
申请日：2005-12-05
申请人： Kazuo Itoh , Yoshio Inoue
发明人： Kazuo Itoh , Yoshio Inoue
IPC分类号： H02P1/04
CPC分类号： B65G43/10 , B65G39/02 , B65G43/08 , B65G47/261 , B65G2203/042
摘要： A conveyor unit (2) including a driving roller (5), a motor (30) for powering the driving roller (5), and a controller (10) adapted to adjust the motor (30) so as to control the driving roller (5), the motor (30) including a permanent magnet and an armature having a plurality of armature coils (32a-32c), and the controller (10) having an interrupter (15) adapted to repeat shunting and deshunting of at least one of the coils (32a-32c) and a rotation detector (17) adapted to detect an externally forced rotation of the motor (30) in response to an electromotive force induced in at least one of the coils (32a-32c), wherein in the case that the motor (30) is not driven, the controller (10) maintains operations of the interrupter (15) and outputs a presence signal by determining conveyance of an article (W) into an area powered by the motor (30) upon detection of the rotation of the motor (30) by means of the rotation detector (17).
摘要翻译：包括驱动辊（5），用于为驱动辊（5）供电的马达（30））的输送机单元（2）和适于调节马达（30）以控制驱动辊（ 5），包括永磁体的电动机（30）和具有多个电枢线圈（32a-32c）的电枢，以及具有中断器（15）的控制器（10），该断续器适于至少重复分流和去绝缘线圈（32a-32c）中的一个和旋转检测器（17），其适于响应于在至少一个线圈（32a至32c）中感应的电动势来检测电动机（30）的外部强制旋转 c），其中在电动机（30）未被驱动的情况下，控制器（10）保持断续器（15）的操作，并且通过确定物品（W）的输送到由在通过旋转检测器（17）检测到电动机（30）的旋转时，电动机（30）。

3. 发明授权

US08171446B2 Method for designing a semiconductor device by computing a number of vias, program therefor, and semiconductor device 有权
标题翻译：通过计算多个通孔，其程序和半导体器件来设计半导体器件的方法
公开(公告)号：US08171446B2
公开(公告)日：2012-05-01
申请号：US12511416
申请日：2009-07-29
申请人： Yoshio Inoue
发明人： Yoshio Inoue
IPC分类号： G06F17/50
CPC分类号： G06F17/5068 , G06F2217/78 , H01L23/5286 , H01L24/06
摘要： A method for designing a semiconductor device includes computing a contact resistance value based on an allowable power supply voltage drop set for a second position corresponding to a given region of a second power supply line on a second wiring layer different from a first wiring layer, and computing a number of vias for the given region based on a result of a comparison between a resistance value of a via coupling a first power supply line and the second power supply line and the contact resistance value.
摘要翻译：一种用于设计半导体器件的方法包括：基于对应于与第一布线层不同的第二布线层上的第二电源线的给定区域的第二位置设置的容许电源电压降计算接触电阻值，以及基于耦合第一电源线的通孔的电阻值和第二电源线与接触电阻值之间的比较的结果，计算给定区域的多个通孔。

4. 发明授权

US06938232B2 Floorplanning apparatus deciding floor plan using logic seeds associated with hierarchical blocks 有权
标题翻译：布置规划设备使用与分级块相关联的逻辑种子来确定平面图
公开(公告)号：US06938232B2
公开(公告)日：2005-08-30
申请号：US10320635
申请日：2002-12-17
申请人： Ken Saito , Yoshio Inoue , Kazuhiro Takahashi , Koji Hirakimoto
发明人： Ken Saito , Yoshio Inoue , Kazuhiro Takahashi , Koji Hirakimoto
IPC分类号： G06F17/50 , H01L21/82
CPC分类号： G06F17/5072
摘要： A floorplanning apparatus includes a seed position decision section for deciding a placement position of a logic seed of each hierarchical block; a cell placement section for placing cells belonging to the hierarchical block around the placement position of each logic seed; and a placement region decision section for deciding placement and routing regions of each hierarchical block considering cell placement results produced by the cell placement section.
摘要翻译：布局规划设备包括种子位置决定部分，用于确定每个分级块的逻辑种子的放置位置; 单元放置部，用于将属于分层块的单元放置在每个逻辑种子的放置位置周围; 以及放置区域判定部，其考虑由所述单元放置部生成的单元布置结果，决定各分层块的布局和布线区域。

5. 发明授权

US06844807B2 Home electronics system enabling display of state of controlled devices in various manners 有权
标题翻译：家用电子系统能够以各种方式显示受控设备的状态
公开(公告)号：US06844807B2
公开(公告)日：2005-01-18
申请号：US09782282
申请日：2001-02-14
申请人： Yoshio Inoue , Shinichiro Ohashi
发明人： Yoshio Inoue , Shinichiro Ohashi
IPC分类号： G06F3/048 , G05B15/02 , G05B23/02 , H04M11/00 , H04Q9/00
CPC分类号： G05B15/02 , G05B2219/2642
摘要： A home electronics system enabling rapid execution of remote control of controlled devices includes a home server, a cellular phone connected to the home server via a public line network, and devices to be controlled controlled in response to a signal from the home server. When the user selects via cellular phone an area, a state or a type of the devices to, the home server creates an image of the current state information showing the state of the devices for transmitting to the cellular phone.
摘要翻译：能够快速执行受控设备的远程控制的家庭电子系统包括家庭服务器，经由公共线路网络连接到家庭服务器的蜂窝电话以及响应于来自家庭服务器的信号而被控制的设备。当用户通过蜂窝电话选择区域，状态或设备的类型时，家庭服务器创建表示用于向蜂窝电话发送的设备的状态的当前状态信息的图像。

6. 发明授权

US06691271B1 Built-in self-test apparatus 失效
标题翻译：内置自检装置
公开(公告)号：US06691271B1
公开(公告)日：2004-02-10
申请号：US09590188
申请日：2000-06-09
申请人： Yusuke Kanehira , Toshinori Inoshita , Yoshio Inoue
发明人： Yusuke Kanehira , Toshinori Inoshita , Yoshio Inoue
IPC分类号： G01R3128
CPC分类号： G01R31/318566
摘要： A built-in self-test circuit including a signal generator and operational elements. The operational elements perform arithmetic operations on a test signal value A, generated by the signal generator, to obtain a comparison signal value A which is fundamentally equal to the test signal value A of the signal generator. By comparing the test signal value A with the comparison signal value A, a test result is obtained.
摘要翻译：内置自测电路，包括信号发生器和操作元件。操作元件对由信号发生器生成的测试信号值A执行算术运算，以获得基本上等于信号发生器的测试信号值A的比较信号值A. 通过比较测试信号值A和比较信号值A，得到测试结果。

7. 发明授权

US06654939B2 Method of designing logic circuit, and computer product 失效
标题翻译：设计逻辑电路，计算机产品的方法
公开(公告)号：US06654939B2
公开(公告)日：2003-11-25
申请号：US09987276
申请日：2001-11-14
申请人： Yu Yamamoto , Yoshio Inoue
发明人： Yu Yamamoto , Yoshio Inoue
IPC分类号： G06F1750
CPC分类号： G06F17/5045 , G01R31/318342 , G01R31/318541
摘要： A scan flip flop with a selector is inserted into a position on a path where a timing error has occurred, based on timing analysis in a logic BIST mode, so that the path where the timing error has occurred is pipelined.
摘要翻译：基于逻辑BIST模式的定时分析，将具有选择器的扫描触发器插入到发生定时误差的路径上的位置，使得发生定时误差的路径被流水线化。

8. 发明授权

US5729126A Master slice LSI with integrated fault detection circuitry 失效
标题翻译：具有集成故障检测电路的主分片LSI
公开(公告)号：US5729126A
公开(公告)日：1998-03-17
申请号：US757109
申请日：1996-12-02
申请人： Michio Komoda , Yoshio Inoue
发明人： Michio Komoda , Yoshio Inoue
IPC分类号： H01L21/66 , H01L21/82 , H01L27/118 , G01R31/00
CPC分类号： H01L27/118
摘要： A master slice LSI with fault detection circuitry includes a packed transistor area consisting of rows of semiconductor devices packed on a substrate. Parts of the rows are used for providing an application specific integrated circuit (ASIC). Remaining parts of the rows are used for providing fault detection circuitry for finding faulty semiconductor devices. The fault detection circuitry includes shift registers, sense amplifiers, and a decoder. The detection circuitry is provided only for those rows of semiconductor devices used for providing the intended purpose ASIC.
摘要翻译：具有故障检测电路的主分片LSI包括由衬底上的半导体器件行组成的封装晶体管区域。这些行的一部分用于提供专用集成电路（ASIC）。行的剩余部分用于提供用于找到有缺陷的半导体器件的故障检测电路。故障检测电路包括移位寄存器，读出放大器和解码器。检测电路仅用于那些用于提供预定目的ASIC的半导体器件行。

9. 发明授权

US5452230A Logic circuit synthesizer 失效
标题翻译：逻辑电路合成器
公开(公告)号：US5452230A
公开(公告)日：1995-09-19
申请号：US53007
申请日：1993-04-27
申请人： Hiroyuki Mori , Yoshio Inoue
发明人： Hiroyuki Mori , Yoshio Inoue
IPC分类号： G06F17/50
CPC分类号： G06F17/505
摘要： A logic circuit synthesizer is disclosed which synthesizes a better dimensioned logic circuit which has improved electrical characteristics. A logic circuit leveling part levels logic circuit data while referring to a leveling dictionary and maintaining logic function frames to thereby output leveled logic circuit data which contains information about logic function frames. The leveled logic circuit data are then given to a logic circuit synthesizing part where they are leveled using a conversion library and considering the information about logic function frames, whereby synthesized logic circuit data are produced. Since the synthesizing is performed in light of the information about logic function frames and what are prescribed in the conversion library a resultant synthesized logic circuit is improved in terms of both electrical characteristics and a dimension accuracy.
摘要翻译：公开了一种逻辑电路合成器，其合成具有改善的电特性的更好尺寸的逻辑电路。逻辑电路调平部分对逻辑电路数据进行电平，同时参考调平字典并维护逻辑功能帧，从而输出包含关于逻辑功能帧的信息的调平逻辑电路数据。然后将调平的逻辑电路数据提供给逻辑电路合成部分，其中它们使用转换库进行调平，并考虑关于逻辑功能帧的信息，从而产生合成逻辑电路数据。由于根据关于逻辑功能帧的信息进行合成，并且在转换库中规定了什么，所以在电特性和尺寸精度方面改进了合成逻辑电路。

10. 发明授权

US5399402A Air bag coating composition and air bag 失效
标题翻译：气囊涂料组合物和气囊
公开(公告)号：US5399402A
公开(公告)日：1995-03-21
申请号：US186491
申请日：1994-01-26
申请人： Yoshio Inoue , Kazuma Momii
发明人： Yoshio Inoue , Kazuma Momii
IPC分类号： C08L83/05 , B32B25/10 , B60R21/16 , B60R21/235 , C08J3/03 , C08L83/07 , C09D183/04 , C09D183/07 , B29D22/00 , B05D3/02 , B60R21/20
CPC分类号： B60R21/235 , C08J3/03 , C09D183/04 , C08J2383/04 , Y10T428/1352
摘要： An air bag coating composition is obtained by emulsifying (A) an organopolysiloxane containing at least two alkenyl groups each attached to a silicon atom, (B) an organohydrogenpolysiloxane containing at least three hydrogen atoms each attached to a silicon atom, and (C) a curing catalyst in water in the presence of an emulsifier to form an aqueous silicone emulsion. The composition cures into a coating which firmly adheres to an air bag base fabric and provides a tack-free surface.
摘要翻译：通过将（A）含有至少两个各自连接到硅原子上的烯基的有机聚硅氧烷（B）含有至少三个分别连接到硅原子上的氢原子的有机氢聚硅氧烷乳化（A）得到气囊涂料组合物，和（C）在乳化剂存在下在水中固化催化剂以形成水性硅氧烷乳液。组合物固化成牢固粘附到气囊基底织物并提供无粘性表面的涂层。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式