专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120072811A1 CONTROLLER, STORAGE APPARATUS, AND COMPUTER PROGRAM PRODUCT 有权
标题翻译：控制器，存储设备和计算机程序产品
公开(公告)号：US20120072811A1
公开(公告)日：2012-03-22
申请号：US13035194
申请日：2011-02-25
申请人： Kazuhiro FUKUTOMI , Hiroshi Yao , Shinichi Kanno , Shigehiro Asano , Toshikatsu Hida , Yasuhiro Kimura
发明人： Kazuhiro FUKUTOMI , Hiroshi Yao , Shinichi Kanno , Shigehiro Asano , Toshikatsu Hida , Yasuhiro Kimura
IPC分类号： H03M13/09 , G06F11/10
CPC分类号： G06F11/108 , G06F2211/1059 , G06F2211/1073 , G06F2211/1092
摘要： According to one embodiment, a controller controls writing into and reading from a storage apparatus that includes a first data-storage unit and a second data-storage unit. The second data-storage unit stores user data and parity data of the user data. The first data-storage unit stores the parity data. The controller includes a parity updating unit and a parity writing unit. When parity data is updated, the parity updating unit writes the updated parity data into the first data-storage unit. When a certain requirement is satisfied, the parity writing unit reads the parity data written in the first data-storage unit, and writes the parity data thus read into the second data-storage unit.
摘要翻译：根据一个实施例，控制器控制对包括第一数据存储单元和第二数据存储单元的存储装置的写入和读取。第二数据存储单元存储用户数据和用户数据的奇偶校验数据。第一数据存储单元存储奇偶校验数据。控制器包括奇偶校验更新单元和奇偶校验写入单元。当更新奇偶校验数据时，奇偶校验更新单元将更新的奇偶校验数据写入第一数据存储单元。当满足特定要求时，奇偶写入单元读取写入第一数据存储单元中的奇偶校验数据，并将读出的奇偶校验数据写入第二数据存储单元。

2. 发明申请

US20130238838A1 CONTROLLER, STORAGE DEVICE, AND COMPUTER PROGRAM PRODUCT 审中-公开
标题翻译：控制器，存储设备和计算机程序产品
公开(公告)号：US20130238838A1
公开(公告)日：2013-09-12
申请号：US13603989
申请日：2012-09-05
申请人： Kazuhiro FUKUTOMI , Shinichi Kanno , Shigehiro Asano
发明人： Kazuhiro FUKUTOMI , Shinichi Kanno , Shigehiro Asano
IPC分类号： G06F12/02
CPC分类号： G06F12/0246 , G06F12/02 , G06F12/0802 , G06F12/0859 , G06F12/0868 , G06F12/0871 , G06F12/0873 , G06F2212/604 , G06F2212/7202 , G06F2212/7203
摘要： According to an embodiment, a controller is connected to an external storage device and controls access to a semiconductor storage device including blocks each including memory cell groups each having memory cells. The block includes pages associated with each memory cell group. A writing process for each memory cell group includes writing stages. The controller includes a determining unit configured to determine data to be transferred to the page required in the writing process for a first memory cell group before the writing stage first starts when the writing stage is performed; a reading unit configured to read the determined data from the semiconductor storage device and to store the read data in the external storage device before the writing stage starts; and a writing unit configured to perform the writing process using the data stored in the external storage device when the writing stage is performed.
摘要翻译：根据实施例，控制器连接到外部存储装置，并且控制对包括各自包含存储单元的存储单元组的块的半导体存储装置的访问。该块包括与每个存储器单元组相关联的页面。每个存储单元组的写入过程包括写入阶段。控制器包括：确定单元，被配置为在执行写入阶段时，在写入阶段首先开始之前，确定要传送到第一存储单元组的写入处理所需的页面的数据; 读取单元，其被配置为从所述半导体存储装置读取所确定的数据，并且在所述写入阶段开始之前将读取的数据存储在所述外部存储装置中; 以及写入单元，被配置为当执行写入阶段时，使用存储在外部存储装置中的数据执行写入处理。

3. 发明申请

US20110060863A1 CONTROLLER 有权
标题翻译：控制器
公开(公告)号：US20110060863A1
公开(公告)日：2011-03-10
申请号：US12716547
申请日：2010-03-03
申请人： Tetsuro KIMURA , Shinichi KANNO , Shigehiro ASANO , Kazuhiro FUKUTOMI
发明人： Tetsuro KIMURA , Shinichi KANNO , Shigehiro ASANO , Kazuhiro FUKUTOMI
IPC分类号： G06F12/00 , G06F12/02 , G06F12/10
CPC分类号： G06F12/0246 , G06F3/0611 , G06F3/064 , G06F3/0679 , G06F2212/7201 , G06F2212/7205
摘要： A controller stores therein a sector address set indicating logical storage positions within a nonvolatile-memory storage area; page addresses indicating, in units of pages, physical storage positions within the nonvolatile-memory storage area; and pieces of management information each indicating whether one or more special sectors each being either a bad sector or a trimmed sector trimmed by a TRIM command are present in the corresponding page, while associating them with each other. When an access to a specified sector address is requested, the device refers to the piece of management information and judges whether any special sector is present in the page identified by the page address corresponding to the sector address. The device generates predetermined response data if the page contains one or more special sectors and accesses the nonvolatile-memory storage position corresponding to the sector address if the page contains no special sector.
摘要翻译：控制器在其中存储指示非易失性存储器存储区域内的逻辑存储位置的扇区地址集合; 页面地址，以页为单位指示非易失性存储器存储区域内的物理存储位置; 以及各管理信息，每个管理信息指示在相应的页面中是否存在各自为坏扇区的一个或多个特殊扇区或由TRIM命令修剪的修剪扇区，同时将它们相互关联。当请求对指定的扇区地址的访问时，设备参考管理信息，并判断由扇区地址对应的页地址所标识的页面中是否存在特殊扇区。如果页面包含一个或多个特殊扇区，则该设备产生预定的响应数据，并且如果页面不包含特殊扇区，则访问对应于扇区地址的非易失性存储器存储位置。

4. 发明申请

US20100223531A1 SEMICONDUCTOR STORAGE 失效
标题翻译：半导体存储
公开(公告)号：US20100223531A1
公开(公告)日：2010-09-02
申请号：US12713631
申请日：2010-02-26
申请人： Kazuhiro FUKUTOMI , Hideaki Sato , Shinichi Kanno , Shigehiro Asano
发明人： Kazuhiro FUKUTOMI , Hideaki Sato , Shinichi Kanno , Shigehiro Asano
IPC分类号： H03M13/05 , G06F12/16 , G06F11/10
CPC分类号： G06F11/108 , G06F11/1052
摘要： A semiconductor storage includes a receiver configured to receive a write request from a host device; a storage unit configured to hold redundancy data generation/non-generation information; a writing unit configured to write data in a semiconductor memory array and write redundancy data generation/non-generation information of the written data in the storage unit; a first data extracting unit configured to extract data whose redundancy data is not generated from among the data held by the semiconductor memory array; a first redundancy data generating unit configured to generate redundancy data; a first redundancy data writing unit configured to write the generated redundancy data in the semiconductor memory array; and a first redundancy data generation/non-generation information updating unit configured to update the redundancy data generation/non-generation information of the data whose redundancy data held by the storage unit is generated.
摘要翻译：半导体存储器包括被配置为从主机设备接收写请求的接收器; 存储单元，被配置为保存冗余数据生成/非生成信息; 写入单元，被配置为在半导体存储器阵列中写入数据，并将写入的数据的冗余数据生成/非生成信息写入存储单元中; 第一数据提取单元，被配置为从半导体存储器阵列保存的数据中提取不产生冗余数据的数据; 第一冗余数据生成单元，被配置为生成冗余数据; 第一冗余数据写入单元，被配置为将所生成的冗余数据写入所述半导体存储器阵列中; 以及第一冗余数据生成/非生成信息更新单元，被配置为更新由所述存储单元保持的冗余数据生成的数据的冗余数据生成/非生成信息。

5. 发明申请

US20120226957A1 CONTROLLER, DATA STORAGE DEVICE AND PROGRAM PRODUCT 有权
标题翻译：控制器，数据存储设备和程序产品
公开(公告)号：US20120226957A1
公开(公告)日：2012-09-06
申请号：US13218812
申请日：2011-08-26
申请人： Kazuhiro FUKUTOMI , Shinichi Kanno , Shigehiro Asano
发明人： Kazuhiro FUKUTOMI , Shinichi Kanno , Shigehiro Asano
IPC分类号： H03M13/09 , G06F11/10
CPC分类号： G06F11/1048
摘要： According to an embodiment of a controller, a bit string manipulating unit manipulates a bit string of manipulation target data based on a predetermined rule. A special data setting unit generates a magic number based on a special data setting request from a host interface, obtains an error detecting code for the magic number, and sends the magic number and the error detecting code as manipulation target data to the bit string manipulating unit to obtain a manipulated manipulation target data. The special data setting unit also extracts logical block address information from the special data setting request, and instructs an access unit to write the magic number in the manipulated manipulation target data to a user data storage area and to write the error detecting code in the manipulated manipulation target data to a redundant area in a storage area located by the logical block address information.
摘要翻译：根据控制器的实施例，位串操作单元基于预定规则来操纵操作对象数据的位串。专用数据设定部基于来自主机接口的特殊数据设定请求生成魔术数，获得魔术数的错误检测码，将魔术号码和错误检测码作为操作对象数据发送到位串操作单位以获得操纵的操纵目标数据。特殊数据设定单元还从特殊数据设定请求中提取逻辑块地址信息，并指示访问单元将操作操作目标数据中的魔术数字写入用户数据存储区域，并将错误检测码写入被操纵的将操作对象数据提供给由逻辑块地址信息定位的存储区域中的冗余区域。

6. 发明申请

US20110231624A1 CONTROLLER, DATA STORAGE DEVICE, AND PROGRAM PRODUCT 有权
标题翻译：控制器，数据存储设备和程序产品
公开(公告)号：US20110231624A1
公开(公告)日：2011-09-22
申请号：US12883796
申请日：2010-09-16
申请人： Kazuhiro FUKUTOMI , Kenichiro Yoshii , Shinichi Kanno , Shigehiro Asano
发明人： Kazuhiro FUKUTOMI , Kenichiro Yoshii , Shinichi Kanno , Shigehiro Asano
IPC分类号： G06F12/00 , G06F12/16 , G06F12/10
CPC分类号： G06F12/0246 , G06F3/0608 , G06F3/061 , G06F3/0611 , G06F3/0631 , G06F3/0638 , G06F3/064 , G06F3/0644 , G06F3/0659 , G06F3/0665 , G06F3/0679 , G06F3/0688 , G06F12/00 , G06F12/16 , G06F2212/1016 , G06F2212/214 , G06F2212/7202 , G06F2212/7205
摘要： According to one embodiment, a write instructing unit instructs a data access unit to write, in a storage area of a data storage unit indicated by a first physical address, write object data, instructs a management information access unit to update address conversion information, and instructs a first access unit to update the first physical address. A compaction unit extracts a physical address of compaction object data, instructs the data access unit to read the compaction object data stored in a storage area of the data storage unit indicated by the physical address, instructs the data access unit to write the compaction object data in a storage area of the data storage unit indicated by a second physical address, instructs the management information access unit to update the address conversion information, and instructs a second access unit to update the second physical address.
摘要翻译：根据一个实施例，写指令单元指示数据存取单元在由第一物理地址指示的数据存储单元的存储区中写入对象数据，指示管理信息访问单元更新地址转换信息，以及指示第一个访问单元更新第一个物理地址。压缩单元提取压缩对象数据的物理地址，指示数据存取单元读取存储在由物理地址指示的数据存储单元的存储区域中的压缩对象数据，指示数据存取单元写入压缩对象数据在由第二物理地址指示的数据存储单元的存储区域中，指示管理信息存取单元更新地址转换信息，并指示第二存取单元更新第二物理地址。

7. 发明申请

US20100005228A1 DATA CONTROL APPARATUS, STORAGE SYSTEM, AND COMPUTER PROGRAM PRODUCT 有权
标题翻译：数据控制设备，存储系统和计算机程序产品
公开(公告)号：US20100005228A1
公开(公告)日：2010-01-07
申请号：US12393654
申请日：2009-02-26
申请人： Kazuhiro FUKUTOMI , Hideaki SATO , Shinichi KANNO , Shigehiro ASANO
发明人： Kazuhiro FUKUTOMI , Hideaki SATO , Shinichi KANNO , Shigehiro ASANO
IPC分类号： G06F12/00 , G06F13/00 , G06F12/02 , G06F11/07
CPC分类号： G06F12/0246 , G06F11/108 , G06F2212/7208 , G06F2212/7211
摘要： A data control apparatus includes a mapping-table managing unit that manages a mapping table that is associated with a corrupted-data recovery function of recording data and error correcting code data as redundant data that is given separately from the data, distributed and stored in units of stripe blocks in the plural nonvolatile semiconductor memory devices, the mapping table containing arrangement information of the data and the error correcting code data; a determining unit that determines whether to differentiate frequencies of writing the data into the semiconductor memory devices; and a changing unit that changes the arrangement information by switching the data stored in units of the stripe blocks managed using the mapping table to differentiate the frequencies of writing the data into the semiconductor memory devices, when the determining unit determines that the frequencies of writing the data into the semiconductor memory devices are to be differentiated.
摘要翻译：数据控制装置包括映射表管理单元，其管理与记录数据的损坏数据恢复功能和纠错码数据相关联的映射表，作为与数据分开地分配并以单元分布和存储的冗余数据所述多个非易失性半导体存储器件中的条形块，所述映射表包含所述数据的排列信息和所述纠错码数据; 确定单元，其确定是否将写入数据的频率区分成半导体存储器件; 以及改变单元，其通过切换存储在使用映射表管理的条带块的单元中的数据来改变排列信息，以将写入数据的频率区分为半导体存储器件，当确定单元确定写入的频率差分数据到半导体存储器件中。

8. 发明申请

US20120079167A1 MEMORY SYSTEM 有权
标题翻译：记忆系统
公开(公告)号：US20120079167A1
公开(公告)日：2012-03-29
申请号：US13038681
申请日：2011-03-02
申请人： Hiroshi YAO , Shinichi KANNO , Kazuhiro FUKUTOMI
发明人： Hiroshi YAO , Shinichi KANNO , Kazuhiro FUKUTOMI
IPC分类号： G06F12/00
CPC分类号： G06F3/0604 , G06F3/0634 , G06F3/0641 , G06F3/0659 , G06F3/0679 , G06F12/0246 , G06F2212/1016 , G06F2212/1024 , G06F2212/1044 , G06F2212/214 , G06F2212/7201 , G06F2212/7205
摘要： According to one embodiment, a memory system includes a non-volatile semiconductor memory, a block management unit, and a transcription unit. The semiconductor memory includes a plurality of blocks to which data can be written in both the first mode and the second mode. The block management unit manages a block that stores therein no valid data as a free block. When the number of free blocks managed by the block management unit is smaller than or equal to a predetermined threshold value, the transcription unit selects one or more used blocks that stores therein valid data as transcription source blocks and transcribes valid data stored in the transcription source blocks to free blocks in the second mode.
摘要翻译：根据一个实施例，存储器系统包括非易失性半导体存储器，块管理单元和转录单元。半导体存储器包括能够在第一模式和第二模式中写入数据的多个块。块管理单元管理其中没有有效数据作为空闲块的块。当由块管理单元管理的空闲块的数量小于或等于预定阈值时，转录单元选择一个或多个使用存储有效数据的块作为转录源块并转录存储在转录源中的有效数据在第二种模式下阻止空闲块。

9. 发明申请

US20130246721A1 CONTROLLER, DATA STORAGE DEVICE, AND COMPUTER PROGRAM PRODUCT 审中-公开
标题翻译：控制器，数据存储设备和计算机程序产品
公开(公告)号：US20130246721A1
公开(公告)日：2013-09-19
申请号：US13608086
申请日：2012-09-10
申请人： Kazuhiro FUKUTOMI , Shinichi Kanno
发明人： Kazuhiro FUKUTOMI , Shinichi Kanno
IPC分类号： G06F3/06
CPC分类号： G06F3/0661 , G06F3/0604 , G06F3/0608 , G06F3/0616 , G06F3/0638 , G06F3/0659 , G06F3/0679
摘要： According to an embodiment, a controller includes a write control unit configured to make a control that converts data requested to be written by an external device into pieces of cluster data with a size of a cluster of a storage medium, compresses each piece of cluster data, determines a corresponding physical address of a write destination in the storage medium according to a predetermined rule, and writes the compressed pieces of cluster data to the storage medium using the physical address of the write destination. The write control unit also makes a control that writes a correspondence between the physical address and a corresponding logical address to a storage unit. The controller also includes a read control unit configured to a control that reads a piece of cluster data from the storage medium using an acquired physical address, and decompresses the read piece of cluster data.
摘要翻译：根据实施例，控制器包括：写入控制单元，被配置为进行将被外部设备请求写入的数据转换成具有存储介质的集群的大小的集群数据的控制，压缩每个集群数据根据预定规则确定存储介质中的写目的地的对应物理地址，并使用写目的地的物理地址将压缩的簇数据写入存储介质。写入控制单元还进行将物理地址和对应的逻辑地址之间的对应写入存储单元的控制。控制器还包括一个读取控制单元，该读取控制单元被配置为使用所获取的物理地址从存储介质读取一个集群数据的控制，并解压缩所读取的集群数据。

10. 发明申请

US20130246688A1 SEMICONDUCTOR MEMORY DEVICE AND COMPUTER PROGRAM PRODUCT 有权
标题翻译：半导体存储器件和计算机程序产品
公开(公告)号：US20130246688A1
公开(公告)日：2013-09-19
申请号：US13586219
申请日：2012-08-15
申请人： Shinichi KANNO , Kazuhiro FUKUTOMI
发明人： Shinichi KANNO , Kazuhiro FUKUTOMI
IPC分类号： G06F12/02
CPC分类号： G06F12/0246 , G06F2212/7205
摘要： According an embodiment, a semiconductor memory device includes a semiconductor memory chip to store plural pieces of data that are written and read in units of a page and are erased in units of a block including plural pages; a discarding unit to discard, after the data is written in the semiconductor memory chip with a logic address being designated, at least a portion of valid data among the plural pieces of data; a compaction unit to write the valid data excluding the discarded data in a second block among the valid data stored in a first block and erase the first block; and a controller to output, in response to a request for reading the discarded data, a response indicating that the data is unable to be read. When all the valid data included in a block are discarded, the discarding unit erases the block.
摘要翻译：根据实施例，半导体存储器件包括半导体存储器芯片，用于存储以页为单位写入和读取的多个数据，并且以包括多个页的块为单位被擦除; 在所述数据被写入所述半导体存储器芯片中，在所述多个数据中的至少一部分有效数据被指定的情况下，丢弃所述丢弃单元; 压缩单元，将存储在第一块中的有效数据中的排除丢弃数据的有效数据写入第二块中，并擦除第一块; 以及控制器，响应于读取丢弃的数据的请求，输出指示数据不能被读取的响应。当包含在块中的所有有效数据被丢弃时，丢弃单元擦除该块。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式