会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Differential data sensing
    • 差分数据传感
    • US08456197B2
    • 2013-06-04
    • US13118858
    • 2011-05-31
    • Prashant DubeyNavneet GuptaShailesh Kumar PathakKaushik SahaGagandeep Singh Sachdev
    • Prashant DubeyNavneet GuptaShailesh Kumar PathakKaushik SahaGagandeep Singh Sachdev
    • G01R19/00G11C7/00H03F3/45
    • G11C7/065H04L25/0274
    • A first sensing circuit has input terminals coupled to a true differential signal line and a complementary differential signal line. A second sensing circuit also has input terminals coupled to said true signal and said complementary signal. Each sensing circuit has a true signal sensing path and a complementary signal sensing path. The first sensing circuit has an imbalance that is biased towards the complementary signal sensing path, while the second sensing circuit has an imbalance that is biased towards the true signal sensing path. Outputs from the first and second sensing circuits are processed by a logic circuit producing an output signal that is indicative of whether there a sufficient differential signal for sensing has been developed between the true differential signal line and the complementary differential signal line.
    • 第一感测电路具有耦合到真实差分信号线和互补差分信号线的输入端。 第二感测电路还具有耦合到所述真实信号和所述互补信号的输入端子。 每个感测电路具有真实的信号感测路径和互补信号感测路径。 第一感测电路具有偏置于互补信号感测路径的不平衡,而第二感测电路具有被偏置到真实信号感测路径的不平衡。 来自第一和第二感测电路的输出由逻辑电路处理,该逻辑电路产生一个输出信号,该输出信号指示在真实差分信号线和互补差分信号线之间是否存在足够的用于感测的差分信号。
    • 6. 发明授权
    • System and method for clock recovery in digital video communication
    • 数字视频通信中时钟恢复的系统和方法
    • US07489742B2
    • 2009-02-10
    • US11254069
    • 2005-10-19
    • Kaushik SahaChiranjib ChakrabortySubrata Chatterjee
    • Kaushik SahaChiranjib ChakrabortySubrata Chatterjee
    • H04L27/00
    • H04N21/4305
    • A system for clock recovery in digital video communication includes a delay measurement block for generating PCR input signals and for continuously determining the time interval between successive PCR input signals. The system also includes a first storage device for generating a first PCR signal corresponding to the time interval between arrival of successive PCR input signals and a PCR inter-arrival time computation filtering device to determine the average time of arrival difference between successive PCR packets. The system further includes an error correction device for minimizing error in the average PCR difference between successive PCR packets, a controlled system clock generator coupled to the output of the error correction device to generate system clock, a second storage device for generating a first system clock output, and a controlled clock period difference computation element for computing the clock period difference between the first and second system clock outputs. The controlled clock period difference computation element is coupled at its output to the error correction device to form a feedback circuit to minimize error between the system clock output and successive PCR differences.
    • 一种用于数字视频通信中的时钟恢复的系统包括用于产生PCR输入信号并连续地确定连续PCR输入信号之间的时间间隔的延迟测量块。 该系统还包括:第一存储装置,用于产生对应于连续PCR输入信号到达之间的时间间隔的第一PCR信号和PCR到达间时间计算滤波装置,以确定连续PCR分组之间的平均到达时间差。 所述系统还包括用于使连续的PCR分组之间的平均PCR差异的误差最小化的纠错装置,耦合到纠错装置的输出以产生系统时钟的受控系统时钟发生器,用于生成第一系统时钟的第二存储装置 输出和用于计算第一和第二系统时钟输出之间的时钟周期差的受控时钟周期差计算元件。 受控时钟周期差计算元件在其输出端耦合到纠错装置以形成反馈电路,以最小化系统时钟输出和连续PCR差异之间的误差。
    • 7. 发明授权
    • Apparatus having error detection in sequential logic
    • 在顺序逻辑中具有错误检测的装置
    • US08624623B2
    • 2014-01-07
    • US13340674
    • 2011-12-30
    • Navneet GuptaPrashant DubeyKaushik SahaAtulKumar Kashyap
    • Navneet GuptaPrashant DubeyKaushik SahaAtulKumar Kashyap
    • H03K19/003H03K19/173
    • H03K3/356156H03K3/0375
    • According to an embodiment, an apparatus includes: a first node configured to receive a data input signal of a data latch; a second node configured to receive a data output signal of the data latch; process and hold circuitry configured to process a difference between a value of the data input signal received at the first node and a value of the data output signal received at the second node and hold respective values at the first and second nodes responsive to the difference; and comparison circuitry configured to compare the value held at the first node and a value of the data output signal of the data latch; wherein the process and hold circuitry is configured to be biased toward the signal received at one of the first node and the second node.
    • 根据实施例,一种装置包括:被配置为接收数据锁存器的数据输入信号的第一节点; 第二节点,被配置为接收数据锁存器的数据输出信号; 处理和保持电路,被配置为处理在第一节点处接收的数据输入信号的值与在第二节点处接收到的数据输出信号的值之间的差异,并响应于该差异保持第一和第二节点处的相应值; 以及比较电路,被配置为比较在第一节点处保持的值和数据锁存器的数据输出信号的值; 其中所述处理和保持电路被配置为朝向在所述第一节点和所述第二节点之一处接收的信号偏置。
    • 9. 发明授权
    • Method and system for multi-processor FFT/IFFT with minimum inter-processor data communication
    • 用于多处理器FFT / IFFT的方法和系统,具有最少的处理器间数据通信
    • US07870177B2
    • 2011-01-11
    • US10781336
    • 2004-02-17
    • Kaushik SahaSrijib Narayan
    • Kaushik SahaSrijib Narayan
    • G06F15/00
    • G06F17/142
    • The embodiments of the present invention provide a scalable method for implementing FFT/IFFT computations in multiprocessor architectures that provides improved throughput by eliminating the need for inter-processor communication after the computation of the first “log2P” stages for an implementation using “P” processing elements, comprising computing each butterfly of the first “log2P” stages on either a single processor or each of the “P” processors simultaneously and distributing the computation of the butterflies in all the subsequent stages among the “P” processors such that each chain of cascaded butterflies consisting of those butterflies that have inputs and outputs connected together, are processed by the same processor. The embodiments of the invention also provide a system for obtaining scalable implementation of FFT/IFFT computations in multiprocessor architectures that provides improved throughput by eliminating the need for inter-processor communication after the computation of the first “log2P” stages for an implementation using “P” processing elements.
    • 本发明的实施例提供了一种用于在多处理器架构中实现FFT / IFFT计算的可扩展方法,其通过在使用“P”处理的实现的第一“log2P”阶段的计算之后消除对处理器间通信的需要来提供改进的吞吐量 元素,包括同时在单个处理器或每个“P”处理器上计算第一“log2P”阶段的每个蝴蝶并在“P”个处理器中的所有后续阶段中分配蝴蝶的计算,使得每个链 由具有连接在一起的输入和输出的蝴蝶组成的级联蝴蝶由相同的处理器处理。 本发明的实施例还提供了一种用于在多处理器架构中获得FFT / IFFT计算的可伸缩实现的系统,其通过在使用“P”的实现的计​​算第一“log2P”阶段之后消除对处理器间通信的需要而提供改进的吞吐量 “处理要素