会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Program window adjust for memory cell signal line delay
    • 程序窗口调整存储单元信号线延迟
    • US08023334B2
    • 2011-09-20
    • US12262405
    • 2008-10-31
    • Jung-Sheng HoeiJonathan PabustanVishal SarinWilliam H. RadkeFrankie F. Roohparvar
    • Jung-Sheng HoeiJonathan PabustanVishal SarinWilliam H. RadkeFrankie F. Roohparvar
    • G11C16/04
    • G11C16/26G11C5/063G11C11/5628G11C11/5642G11C16/10
    • A memory device and programming and/or reading process is described that compensates for memory cell signal line propagation delays, such as to increase the overall threshold voltage range and non-volatile memory cell states available. Memory cell signal line propagation delay compensation can be accomplished by characterizing the memory cell signal line propagation delay, such as determining an amount of error due to the delay, and pre-compensating the programmed threshold voltage of the memory cells based on the amount of error induced by the memory cell signal line propagation delay and cell location on the selected memory cell signal line. Alternatively, memory cell signal line propagation delay can be post-compensated for, or the pre-compensation fine tuned, after sensing the threshold voltages of the selected memory cells based on the amount of error induced by the memory cell signal line propagation delay and cell location on the selected memory cell signal line. Other methods, devices, etc., are also disclosed.
    • 描述了补偿存储器单元信号线传播延迟的存储器件和编程和/或读取过程,例如增加总体阈值电压范围和可用的非易失性存储器单元状态。 可以通过表征存储单元信号线传播延迟来实现存储单元信号线传播延迟补偿,例如确定由于延迟引起的误差量,并且基于误差量预先补偿存储器单元的编程阈值电压 由所选存储单元信号线上的存储单元信号线传播延迟和单元位置引起。 或者,可以基于由存储器单元信号线传播延迟和单元引起的误差量感测所选择的存储器单元的阈值电压之后,对存储单元信号线传播延迟进行后补偿或预补偿微调 所选存储单元信号线上的位置。 还公开了其他方法,装置等。
    • 2. 发明申请
    • PROGRAM WINDOW ADJUST FOR MEMORY CELL SIGNAL LINE DELAY
    • 程序窗口调整记忆体信号线延迟
    • US20100110798A1
    • 2010-05-06
    • US12262405
    • 2008-10-31
    • Jung-Sheng HoeiJonathan PabustanVishal SarinWilliam H. RadkeFrankie F. Roohparvar
    • Jung-Sheng HoeiJonathan PabustanVishal SarinWilliam H. RadkeFrankie F. Roohparvar
    • G11C16/10
    • G11C16/26G11C5/063G11C11/5628G11C11/5642G11C16/10
    • A memory device and programming and/or reading process is described that compensates for memory cell signal line propagation delays, such as to increase the overall threshold voltage range and non-volatile memory cell states available. Memory cell signal line propagation delay compensation can be accomplished by characterizing the memory cell signal line propagation delay, such as determining an amount of error due to the delay, and pre-compensating the programmed threshold voltage of the memory cells based on the amount of error induced by the memory cell signal line propagation delay and cell location on the selected memory cell signal line. Alternatively, memory cell signal line propagation delay can be post-compensated for, or the pre-compensation fine tuned, after sensing the threshold voltages of the selected memory cells based on the amount of error induced by the memory cell signal line propagation delay and cell location on the selected memory cell signal line. Other methods, devices, etc., are also disclosed.
    • 描述了补偿存储器单元信号线传播延迟的存储器件和编程和/或读取过程,例如增加总体阈值电压范围和可用的非易失性存储器单元状态。 可以通过表征存储单元信号线传播延迟来实现存储单元信号线传播延迟补偿,例如确定由于延迟引起的误差量,并且基于误差量预先补偿存储器单元的编程阈值电压 由所选存储单元信号线上的存储单元信号线传播延迟和单元位置引起。 或者,可以基于由存储器单元信号线传播延迟和单元引起的误差量感测所选择的存储器单元的阈值电压之后,对存储单元信号线传播延迟进行后补偿或预补偿微调 所选存储单元信号线上的位置。 还公开了其他方法,装置等。
    • 9. 发明授权
    • M+L bit read column architecture for M bit memory cells
    • 用于M位存储单元的M + L位读取列结构
    • US07843725B2
    • 2010-11-30
    • US12137171
    • 2008-06-11
    • Vishal SarinJung-Sheng HoeiJonathan PabustanFrankie F. Roohparvar
    • Vishal SarinJung-Sheng HoeiJonathan PabustanFrankie F. Roohparvar
    • G11C16/04
    • G11C11/5642G11C7/16G11C11/5628G11C16/0483G11C16/10G11C27/005G11C2211/5621G11C2211/5622G11C2211/5642G11C2216/14
    • A memory device and programming and/or reading process is described that programs a row of non-volatile multi-level memory cells (MLC) in a single program operation to minimize disturb within the pages of the row, while verifying each memory cell page of the row separately. In one embodiment of the present invention, the memory device utilizes data latches to program M-bits of data into each cell of the row and then repurposes the data latches during the subsequent page verify operations to read M+L bits from each cell of the selected page at a higher threshold voltage resolution than required. In sensing, the increased threshold voltage resolution/granularity allows interpretations of the actual programmed state of the memory cell and enables more effective use of data encoding and decoding techniques such as convolutional codes where additional granularity of information is used to make soft decisions reducing the overall memory error rate.
    • 描述了存储器件和编程和/或读取过程,其在单个程序操作中编程一行非易失性多级存储器单元(MLC),以最小化行的页面内的干扰,同时验证每个存储单元页面的 行分开。 在本发明的一个实施例中,存储器件利用数据锁存器将M位数据编程到该行的每个单元中,然后在随后的页验证操作期间对数据锁存器进行再调用,以从该存储器的每个单元读取M + L位 选择页面的阈值电压分辨率高于所需要的。 在感测中,增加的阈值电压分辨率/粒度允许对存储器单元的实际编程状态的解释,并且能够更有效地使用数据编码和解码技术,例如卷积码,其中使用附加粒度信息来做出软判决,从而减少整体 内存错误率。