专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110113218A1 CROSS FLOW PARALLEL PROCESSING METHOD AND SYSTEM 审中-公开
标题翻译：交叉流并行处理方法与系统
公开(公告)号：US20110113218A1
公开(公告)日：2011-05-12
申请号：US12906576
申请日：2010-10-18
申请人： Jung Hee LEE , Bhum Cheol LEE , Tae Sik CHEUNG
发明人： Jung Hee LEE , Bhum Cheol LEE , Tae Sik CHEUNG
IPC分类号： G06F15/76 , G06F9/00
CPC分类号： G06F9/46
摘要： Provided is a cross flow parallel processing method and system that may process multiple data flows and increase a parallel processing rate in a multi-processor that processes multiple cross data flows.
摘要翻译：提供了一种跨流并行处理方法和系统，其可以处理多个数据流并且在处理多个交叉数据流的多处理器中增加并行处理速率。

2. 发明申请

US20110072440A1 PARALLEL PROCESSING SYSTEM AND METHOD 审中-公开
标题翻译：并行处理系统和方法
公开(公告)号：US20110072440A1
公开(公告)日：2011-03-24
申请号：US12821127
申请日：2010-06-22
申请人： Jung Hee LEE , Sang Yoon OH , Dong Myoung BAEK , Bhum Cheol LEE
发明人： Jung Hee LEE , Sang Yoon OH , Dong Myoung BAEK , Bhum Cheol LEE
IPC分类号： G06F9/46
CPC分类号： G06F9/5083
摘要： A parallel processing system determines whether to drive all or some processors so as to process data that are input based on capacity or time for processing the input data. Also, the system temporarily stores the data that are processed and output by the respective processors, and controls the same to be output when it becomes the calculated output time based on the traffic processing time for the input data.
摘要翻译：并行处理系统确定是驱动全部处理器还是某些处理器，以处理基于输入数据的容量或时间输入的数据。此外，系统临时存储由各个处理器处理和输出的数据，并且当其基于用于输入数据的业务处理时间变为计算的输出时间时将其控制为输出。

3. 发明申请

US20130163595A1 PACKET CLASSIFICATION APPARATUS AND METHOD FOR CLASSIFYING PACKET THEREOF 审中-公开
标题翻译：分组分类装置及其分类方法
公开(公告)号：US20130163595A1
公开(公告)日：2013-06-27
申请号：US13613978
申请日：2012-09-13
申请人： Kyeong Hwan DOO , Jung Hee LEE , Kang Il CHOI , Bhum Cheol LEE
发明人： Kyeong Hwan DOO , Jung Hee LEE , Kang Il CHOI , Bhum Cheol LEE
IPC分类号： H04L12/56
CPC分类号： H04L49/3009 , H04L45/7457 , H04L47/2441
摘要： Disclosed is a packet processing device which includes a packet processor Classifying a packet according to a region needed to search and providing a search key corresponding to the classified packet; a search key distributing unit decoding the search key to classify an address-based search key and a content-based search key; an address-based content addressable memory (hereinafter, referred to as CAM) unit performing an address-based search operation according to the address-based search key; a content-based CAM unit performing a content-based search operation according to the content-based search key; and a packet forwarding unit processing an output toward a port corresponding to a packet transferred from the packet processor, based on results searched according to the address-based search operation and the content-based search operation.
摘要翻译：公开了一种分组处理装置，包括分组处理器根据搜索所需的区域分类分组，并提供与分类分组对应的搜索关键字; 搜索密钥分发单元，对搜索关键字进行解码，对基于地址的搜索关键字和基于内容的搜索关键词进行分类; 基于地址的内容可寻址存储器（以下称为CAM）单元，其基于地址搜索键执行基于地址的搜索操作; 基于内容的CAM单元，根据基于内容的搜索关键字执行基于内容的搜索操作; 以及分组转发单元，基于根据基于地址的搜索操作和基于内容的搜索操作搜索到的结果，向与分组处理器传送的分组相对应的端口处理输出。

4. 发明申请

US20110153710A1 APPARATUS AND METHOD FOR PARALLEL-PROCESSING DATA FLOW 失效
标题翻译：用于并行处理数据流的装置和方法
公开(公告)号：US20110153710A1
公开(公告)日：2011-06-23
申请号：US12912134
申请日：2010-10-26
申请人： Dong Myoung BAEK , Bhum Cheol LEE , Jung Hee LEE , Sang Yoon OH , Seung-Woo LEE
发明人： Dong Myoung BAEK , Bhum Cheol LEE , Jung Hee LEE , Sang Yoon OH , Seung-Woo LEE
IPC分类号： G06F15/16
CPC分类号： G06F9/5027 , H04L47/2483
摘要： Provided is a data flow-parallel processing apparatus and method. The data flow-parallel processing apparatus may include a lower layer processing unit to identify a flow of inputted first data, a distribution unit to select, from among a plurality of upper layer processing units, an upper layer processing unit corresponding to the flow, and to transmit the first data to the selected upper layer processing unit, and an upper layer processing unit to process an upper layer packet of the first data, based on a local memory corresponding to the flow from among a plurality of local memories.
摘要翻译：提供了一种数据流并行处理装置和方法。数据流并行处理装置可以包括：识别输入的第一数据的流的下层处理单元，从多个上层处理单元中选择与流相对应的上层处理单元的分发单元，以及基于与多个本地存储器中的流相对应的本地存储器，将第一数据发送到所选择的上层处理单元和上层处理单元，以处理第一数据的上层分组。

5. 发明申请

US20110145276A1 APPARATUS AND METHOD FOR PARALLEL PROCESSING DATA FLOW 失效
标题翻译：用于并行处理数据流的装置和方法
公开(公告)号：US20110145276A1
公开(公告)日：2011-06-16
申请号：US12843166
申请日：2010-07-26
申请人： Jung Hee LEE , Jung Sik KIM , Young Ho PARK , Bhum Cheol LEE
发明人： Jung Hee LEE , Jung Sik KIM , Young Ho PARK , Bhum Cheol LEE
IPC分类号： G06F9/50 , G06F17/30 , G06F1/32
CPC分类号： H04L47/10 , G06F1/3203 , G06F9/5038 , G06F2209/506
摘要： Provided is a data flow parallel processing apparatus and method. The data flow parallel processing apparatus may include a flow discriminating unit to discriminate a flow of input first data, a processor allocating unit to allocate, to the first data, a processor that is not operating among a plurality of processors, a sequence determining unit to determine a sequence number of the first data when a second data having the same flow as the discriminated flow is being processed by any one processor composing the plurality of processors, and an alignment unit to receive the first data processed by the allocated processor and to output the received first data based on the determined sequence number.
摘要翻译：提供了一种数据流并行处理装置和方法。数据流并行处理装置可以包括：流鉴定单元，用于识别输入的第一数据的流;处理器分配单元，用于向第一数据分配不在多个处理器之间运行的处理器;序列确定单元，当由构成所述多个处理器的任何一个处理器处理具有与所识别的流相同的流的第二数据时，确定第一数据的序列号;以及对准单元，用于接收由所分配的处理器处理的第一数据并输出基于确定的序列号接收的第一数据。

6. 发明申请

US20120161834A1 DIGITAL PHASE LOCKED LOOP HAVING INSENSITIVE JITTER CHARACTERISTIC FOR OPERATING CIRCUMSTANCES 有权
标题翻译：数字相位锁定环路，具有操作电路的灵敏度抖动特性
公开(公告)号：US20120161834A1
公开(公告)日：2012-06-28
申请号：US13335596
申请日：2011-12-22
申请人： Seung Woo LEE , Kwang Chun CHOI , Woo Young CHOI , Bhum Cheol LEE
发明人： Seung Woo LEE , Kwang Chun CHOI , Woo Young CHOI , Bhum Cheol LEE
IPC分类号： H03L7/08
CPC分类号： H03L1/00 , H03L7/093 , H03L7/0998 , H03L2207/06 , H03L2207/50
摘要： Disclosed are a phase locked loop (PLL) of a digital scheme and a method thereof. More specifically, disclosed are a digital phase locked loop having a time-to-digital converter (TDC), a digital loop filter (DLF), and a digitally controlled oscillator (DCO), and that is designed to have a constant jitter characteristic at all times even though an operating condition of a circuit varies according to a process, voltage, temperature (PVT) change, and a method thereof.
摘要翻译：公开了数字方案的锁相环（PLL）及其方法。更具体地，公开了具有时间 - 数字转换器（TDC），数字环路滤波器（DLF）和数字控制振荡器（DCO）的数字锁相环，并且被设计为具有恒定的抖动特性即使电路的工作状态根据工艺，电压，温度（PVT）变化而变化，也是其方法。

7. 发明申请

US20120124583A1 APPARATUS AND METHOD FOR PARALLEL PROCESSING FLOW BASED DATA 审中-公开
标题翻译：用于并行处理流量数据的装置和方法
公开(公告)号：US20120124583A1
公开(公告)日：2012-05-17
申请号：US13297607
申请日：2011-11-16
申请人： Dong Myoung BAEK , Bhum Cheol LEE , Kang Il CHOI , Sang Yoon OH
发明人： Dong Myoung BAEK , Bhum Cheol LEE , Kang Il CHOI , Sang Yoon OH
IPC分类号： G06F9/46
CPC分类号： G06F9/5027 , Y02D10/22
摘要： Disclosed is an apparatus for parallel processing flow based data that may generate a first flow and a second flow based on data classified into lower layer information and upper layer information, may determine whether processing of the lower layer information or the upper layer information is required by analyzing the first flow or the second flow, and may process and output the lower layer information or the upper layer information using a flow unit based on the determination result.
摘要翻译：公开了一种用于并行处理基于流的数据的装置，其可以基于分类为下层信息和上层信息的数据生成第一流和第二流，可以确定是否需要下层信息或上层信息的处理分析第一流或第二流，并且可以基于确定结果使用流单元处理和输出下层信息或上层信息。

8. 发明申请

US20100142537A1 PACKET TRANSPORT LAYER APPARATUS 失效
标题翻译： PACKET运输层装置
公开(公告)号：US20100142537A1
公开(公告)日：2010-06-10
申请号：US12611491
申请日：2009-11-03
申请人： Won Kyoung LEE , Dae Ub KIM , Sang Min LEE , Bhum Cheol LEE
发明人： Won Kyoung LEE , Dae Ub KIM , Sang Min LEE , Bhum Cheol LEE
IPC分类号： H04L12/56
CPC分类号： H04L45/00 , H04L12/4641 , H04L45/56 , H04L49/30 , H04L49/354
摘要： There is provided a packet transport layer apparatus. The packet transport layer apparatus can receive frames having different formats via a single port by dividing a single physical port into a plurality of virtual ports according to each frame format, can increase the number of customer virtual local area networks (C-VLANs) and the number of service VLANs (S-VLANs) being usable at the same time by assigning a different component identifier (ID) to each frame format and using the component ID as a factor used in searching a filtering table, and can translate a frame format to be suited to a frame format allocated to a virtual output port.
摘要翻译：提供了分组传送层装置。分组传输层设备可以根据每种帧格式，通过将单个物理端口划分为多个虚拟端口，经由单个端口接收具有不同格式的帧，可以增加客户虚拟局域网（C-VLAN）的数量，并且通过为每个帧格式分配不同的组件标识符（ID）并使用组件ID作为搜索过滤表中的因素，可以同时使用服务VLAN数（S-VLAN），并且可以将帧格式转换为适合分配给虚拟输出端口的帧格式。

9. 发明申请

US20100074383A1 TIMESTAMPING METHOD AND APPARATUS FOR PRECISE NETWORK SYNCHRONIZATION 有权
标题翻译：用于精确网络同步的计时方法和装置
公开(公告)号：US20100074383A1
公开(公告)日：2010-03-25
申请号：US12423090
申请日：2009-04-14
申请人： SEUNG WOO LEE , Dae Geun PARK , Bhum Cheol LEE
发明人： SEUNG WOO LEE , Dae Geun PARK , Bhum Cheol LEE
IPC分类号： H04L7/00 , G06F15/16
CPC分类号： H04J3/0667 , H04J3/0697
摘要： A timestamping apparatus for network synchronization includes a recovery unit and a timestamping unit. The recovery unit extracts a recovery clock operating at an operation frequency of a transmission terminal from a sync signal received from the transmission terminal. The timestamping unit measures a timestamp value of an arrival time of the sync signal by measuring a phase difference between the recovery clock and a local clock of a receiving terminal.
摘要翻译：用于网络同步的时间戳装置包括恢复单元和时间戳单元。恢复单元从从发送终端接收到的同步信号中提取在发送终端的操作频率下工作的恢复时钟。时间戳单元通过测量恢复时钟和接收终端的本地时钟之间的相位差来测量同步信号的到达时间的时间戳值。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式