会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor memory device and method for fabricating the same
    • 半导体存储器件及其制造方法
    • US5723889A
    • 1998-03-03
    • US520435
    • 1995-08-29
    • Jong Mun ChoiChang Yeol KimWoun-Suck Yang
    • Jong Mun ChoiChang Yeol KimWoun-Suck Yang
    • H01L21/8242H01L27/108H01L29/76H01L21/465
    • H01L27/10864H01L27/10841
    • A semiconductor memory device includes a semiconductor substrate, a first insulation film formed on the substrate, a trench formed in the substrate, an opening formed in the first insulation film above the trench, a capacitor including a dielectric film formed in the trench and a storage node formed in the trench on the dielectric film, a transfer transistor including a channel layer formed in the opening on the storage node, a gate insulation film formed on the channel layer, and a gate electrode formed on the gate insulation film, a second insulation film formed on the gate electrode, a conduction layer formed on the second insulation film, a third insulation film in contact with the channel layer, and a bit line in contact with the conduction layer.
    • 半导体存储器件包括半导体衬底,形成在衬底上的第一绝缘膜,在衬底中形成的沟槽,形成在沟槽上方的第一绝缘膜中的开口,包括形成在沟槽中的电介质膜的电容器和存储器 形成在电介质膜上的沟槽中的传输晶体管,包括形成在存储节点上的开口中的沟道层的传输晶体管,形成在沟道层上的栅极绝缘膜,以及形成在栅极绝缘膜上的栅电极,第二绝缘层 形成在栅电极上的膜,形成在第二绝缘膜上的导电层,与沟道层接触的第三绝缘膜,以及与导电层接触的位线。
    • 3. 发明授权
    • Semiconductor memory device and method of manufacturing the same
    • 半导体存储器件及其制造方法
    • US5920777A
    • 1999-07-06
    • US111287
    • 1998-07-07
    • Jong Mun ChoiChang Yeol Kim
    • Jong Mun ChoiChang Yeol Kim
    • H01L21/8242H01L27/108H01L21/336
    • H01L27/10864H01L27/10823H01L27/10832
    • A semiconductor memory device including a semiconductor substrate having a trench; a dielectric film formed on the substrate; a storage node electrode formed on the dielectric film; a first insulating film formed on the storage node electrode corresponding to the trench; a gate electrode formed on the first insulating film; a second insulating film formed on the gate electrode; a gate insulating film formed on at least one the side of gate electrode; a semiconductor layer formed on the at least one side of the first and second insulating films; and impurity regions formed in the semiconductor layer at the sides of the first and second insulating films. A manufacturing method including the steps of etching a semiconductor substrate to form a trench; forming a dielectric film and a conductive layer on the substrate; forming a first insulating film, a gate electrode, a second insulating film, and an interconnection layer, on the conductive layer corresponding to the trench; forming a semiconductor layer on the sides of the first and second insulating films; etching the conductive layer to form a storage node; and forming an impurity region in the semiconductor layer at the sides of the first and second insulating films.
    • 一种半导体存储器件,包括具有沟槽的半导体衬底; 形成在基板上的电介质膜; 形成在电介质膜上的存储节点电极; 形成在与所述沟槽对应的所述存储节点电极上的第一绝缘膜; 形成在所述第一绝缘膜上的栅电极; 形成在栅电极上的第二绝缘膜; 形成在栅电极的至少一侧的栅极绝缘膜; 形成在所述第一绝缘膜和所述第二绝缘膜的至少一个侧面上的半导体层; 以及在第一和第二绝缘膜的侧面处形成在半导体层中的杂质区域。 一种制造方法,包括以下步骤:蚀刻半导体衬底以形成沟槽; 在基板上形成电介质膜和导电层; 在对应于沟槽的导电层上形成第一绝缘膜,栅电极,第二绝缘膜和互连层; 在所述第一和第二绝缘膜的侧面上形成半导体层; 蚀刻导电层以形成存储节点; 以及在第一和第二绝缘膜的侧面的半导体层中形成杂质区。