专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5459853A Efficient variable-block data storage system employing a staggered fixed-block-architecture array 失效
标题翻译：高效的可变块数据存储系统采用交错的固定块架构阵列
公开(公告)号：US5459853A
公开(公告)日：1995-10-17
申请号：US979740
申请日：1992-11-23
申请人： John S. Best , Steven R. Hetzler , Roger F. Hoyt , Jaishankar M. Menon , Michael F. Mitoma
发明人： John S. Best , Steven R. Hetzler , Roger F. Hoyt , Jaishankar M. Menon , Michael F. Mitoma
IPC分类号： G06F3/06 , G06F11/10 , G11B20/10 , G11B20/12 , G06F12/00 , G06F12/04
CPC分类号： G06F11/1076 , G06F11/1008 , G06F3/0601 , G06F2003/0697 , G11B20/1258
摘要： A method for operating a synchronized array of fixed block (FBA) formatted Direct Access Storage Devices (DASDs) to store and update variable-length (CKD) formatted records. This method is suitable for use with DASDs that obtain high recording density by using read and write head technology requiring "micro-jogging" to adjust for differing read and write head alignment or banded disk architecture having a higher block count in the outer tracks than in the inner tracks. Magneto-resistive heads may require micro-jogging to realign the write head for recording after reading the physical track location. The invention employs a DASD staggered array architecture having logical tracks consisting of diagonal-major sequences of consecutive blocks arranged in a predetermined wrap-around manner such as a topological cylinder or torus. The minimum necessary number of DASDs (N) in the staggered array is limited by the fixed block size (B), the interblock gap size (G), the average DASD data transfer rate (D), and the micro-jog delay time (T). A (N+1).sup.th DASD may be added to record the parity of each diagonal-major sequence for improved fault-tolerance.
摘要翻译：一种用于操作固定块（FBA）格式化的直接存取存储设备（DASD）的同步阵列以存储和更新可变长度（CKD）格式记录的方法。该方法适用于通过使用需要“微点动”的读写头技术来获得高记录密度的DASD，用于调整不同的读写头对准或带外磁盘结构，在外轨道中具有较高的块数，而不是内轨。在读取物理轨道位置之后，磁阻头可能需要微型点动来重新对准写入头进行记录。本发明采用具有逻辑轨迹的DASD交错阵列架构，其逻辑轨道由以诸如拓扑柱面或环面的预定绕环方式布置的连续块的对角线主序列组成。交错阵列中DASD（N）的最小必需数量受固定块大小（B），块间间隙大小（G），平均DASD数据传输速率（D）和微点动延迟时间（D） T）。可以添加A（N + 1）DASD来记录每个对角线主序列的奇偶校验，以提高容错能力。

IPRDB

热门服务

关于我们

友情链接

联系方式