专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07337357B2 Apparatus, system, and method for limiting failures in redundant signals 有权
标题翻译：用于限制冗余信号故障的装置，系统和方法
公开(公告)号：US07337357B2
公开(公告)日：2008-02-26
申请号：US10989656
申请日：2004-11-16
申请人： Brian James Cagno , John Charles Elliott , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas
发明人： Brian James Cagno , John Charles Elliott , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas
IPC分类号： G06F11/00
CPC分类号： G06F1/28 , G06F11/1441 , G06F11/2015
摘要： An apparatus, system, and method are disclosed for limiting failures in redundant signals. A coordination module generates a power status signal for each of a plurality of power modules. An input module receives a source signal. A signal generation module generates a plurality of output signals from the source signal and at least one power status signal. The output signals are not asserted if at least one power supply is operational. If a device of the signal generation module malfunctions, no more than one output signal is erroneously asserted.
摘要翻译：公开了用于限制冗余信号中的故障的装置，系统和方法。协调模块为多个功率模块中的每一个生成电力状态信号。输入模块接收源信号。信号产生模块从源信号和至少一个电源状态信号产生多个输出信号。如果至少有一个电源可用，则输出信号不会被断言。如果信号发生模块的设备发生故障，则不会有一个以上的输出信号被断言。

2. 发明授权

US07240242B2 Apparatus and method to convert data payloads from a first sector format to a second sector format 失效
标题翻译：将数据有效载荷从第一扇区格式转换为第二扇区格式的装置和方法
公开(公告)号：US07240242B2
公开(公告)日：2007-07-03
申请号：US10912973
申请日：2004-08-05
申请人： John Charles Elliott , Robert Akira Kubo , Carl Evan Jones , Gregg Steven Lucas
发明人： John Charles Elliott , Robert Akira Kubo , Carl Evan Jones , Gregg Steven Lucas
IPC分类号： G06F11/00
CPC分类号： G06F13/28
摘要： The method forms a plurality of DMA data payloads each comprising a plurality of first sectors, and sends to a sector format conversion device one or more of those DMA data payloads. The method then overlays the (i)th DMA data payload onto part or all of a plurality of second sectors to form the (i)th converted DMA data payload, enqueues that (i)th converted DMA data payload in a data queue, transmits that (i)th converted DMA data payload to a data storage device, and writes the (i)th converted DMA data payload to an information storage medium.
摘要翻译：该方法形成多个DMA数据有效载荷，每个DMA数据有效载荷包括多个第一扇区，并向扇区格式转换装置发送这些DMA数据有效载荷中的一个或多个。该方法然后将第（i）个DMA数据有效载荷叠加到多个第二扇区的部分或全部以形成第（i）个转换的DMA数据有效载荷，排队（i）数据队列中的转换的DMA数据有效载荷，（i）将DMA数据有效负载转换为数据存储设备，并将第（i）个转换的DMA数据有效载荷写入信息存储介质。

3. 发明授权

US07321174B2 Apparatus, system, and method for maximizing power system holdup time during loss of input power 有权
标题翻译：用于在输入功率损失期间最大化电力系统保持时间的装置，系统和方法
公开(公告)号：US07321174B2
公开(公告)日：2008-01-22
申请号：US11030461
申请日：2005-01-06
申请人： Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas
发明人： Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas
IPC分类号： H02J7/00 , H02J9/00
CPC分类号： G06F1/30 , H02J9/061 , Y10T307/625
摘要： An apparatus, system, and method are disclosed for maximizing power system holdup time during loss of input power. An energy storage module is included to deliver energy from an output stage of a first power supply to a bus. A power loss module is included to detect loss of power transmitting capability from an input stage of the first power supply to the output stage of the first power supply. A set-point reduction module is included to reduce an output voltage of the first power supply in response to the power loss module detecting loss of power transmitting capability. An isolation module is included to prevent energy flow from the energy storage module to the bus when the output voltage of the first power supply is lower than a voltage on the bus sustained by a second power supply.
摘要翻译：公开了一种用于在输入功率损失期间最大化电力系统保持时间的装置，系统和方法。包括能量存储模块以将能量从第一电源的输出级传送到总线。包括功率损耗模块以检测从第一电源的输入级到第一电源的输出级的功率传输能力的损失。包括设定点减少模块，以响应于功率损耗模块检测功率传输能力的损失来降低第一电源的输出电压。当第一电源的输出电压低于由第二电源供应的总线上的电压时，包括隔离模块以防止能量从能量存储模块流向总线。

4. 发明授权

US07281142B2 Apparatus, system, and method for securely providing power supply commands 失效
标题翻译：用于安全地提供电源指令的装置，系统和方法
公开(公告)号：US07281142B2
公开(公告)日：2007-10-09
申请号：US10935587
申请日：2004-09-07
申请人： Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Dale Walls
发明人： Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Dale Walls
IPC分类号： G06F1/00
CPC分类号： G06F21/81 , G06F1/3203
摘要： An apparatus, system, and method are disclosed for securely providing power supply commands. A security feature is added to the remote management of power-on and power-off sequences. The feature allows for multiple controller nodes to receive a command to initiate a power sequence. Each controller node possesses a unique identifier. The nodes compare the received command with received commands of other nodes to confirm that each node received identical power commands. The security feature prevents inadvertent power commands from being received and executed by a single controller node. The unique identifier of each node must be provided before execution of the power command occurs.
摘要翻译：公开了用于安全地提供电源命令的装置，系统和方法。一个安全功能被添加到远程管理上电和关机序列。该功能允许多个控制器节点接收启动电源序列的命令。每个控制器节点具有唯一的标识符。节点将接收到的命令与其他节点的接收命令进行比较，以确认每个节点接收到相同的功率命令。安全功能可防止单个控制器节点接收和执行无意的电源命令。必须在执行电源命令之前提供每个节点的唯一标识符。

5. 发明授权

US07584325B2 Apparatus, system, and method for providing a RAID storage system in a processor blade enclosure 有权
标题翻译：用于在处理器刀片机箱中提供RAID存储系统的装置，系统和方法
公开(公告)号：US07584325B2
公开(公告)日：2009-09-01
申请号：US11460150
申请日：2006-07-26
申请人： William Gavin Holland , Shah Mohammed Rezaul Islam , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Boyce McNeill, Jr. , Kenneth Robert Schneebeli , Theodore Brian Vojnovich
发明人： William Gavin Holland , Shah Mohammed Rezaul Islam , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Boyce McNeill, Jr. , Kenneth Robert Schneebeli , Theodore Brian Vojnovich
IPC分类号： G06F12/00
CPC分类号： G06F3/0658 , G06F3/0626 , G06F3/0689
摘要： An apparatus, system, and method are disclosed for providing a redundant array of inexpensive disks (“RAID”) storage subsystem within a processor blade enclosure. A first RAID controller blade is included and configured to fit in a processor blade enclosure. At least one processor in communication with the first RAID controller blade is included. A disk enclosure blade is provided that includes a plurality of hard disk drives. The disk enclosure blade is configured to fit in the processor blade enclosure and the hard disk drives are in communication with the first RAID controller blade.
摘要翻译：公开了一种用于在处理器刀片机箱内提供廉价盘（“RAID”）存储子系统的冗余阵列的装置，系统和方法。第一个RAID控制器刀片包含并配置为可以安装在处理器刀片机箱中。包括与第一RAID控制器刀片通信的至少一个处理器。提供了包括多个硬盘驱动器的磁盘机箱刀片。磁盘机箱刀片配置为安装在处理器刀片机箱中，硬盘驱动器与第一个RAID控制器刀片通信。

6. 发明申请

US20080126696A1 APPARATUS, SYSTEM, AND METHOD FOR PROVIDING A RAID STORAGE SYSTEM IN A PROCESSOR BLADE ENCLOSURE 有权
标题翻译：用于在处理器叶片外壳中提供RAID存储系统的装置，系统和方法
公开(公告)号：US20080126696A1
公开(公告)日：2008-05-29
申请号：US11460150
申请日：2006-07-26
申请人： William Gavin Holland , Shah Mohammed Rezaul Islam , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Boyce McNeill , Kenneth Robert Schneebeli , Theodore Brian Vojnovich
发明人： William Gavin Holland , Shah Mohammed Rezaul Islam , Carl Evan Jones , Robert Akira Kubo , Gregg Steven Lucas , Andrew Boyce McNeill , Kenneth Robert Schneebeli , Theodore Brian Vojnovich
IPC分类号： G06F12/16
CPC分类号： G06F3/0658 , G06F3/0626 , G06F3/0689
摘要： An apparatus, system, and method are disclosed for providing a redundant array of inexpensive disks (“RAID”) storage subsystem within a processor blade enclosure. A first RAID controller blade is included and configured to fit in a processor blade enclosure. At least one processor in communication with the first RAID controller blade is included. A disk enclosure blade is provided that includes a plurality of hard disk drives. The disk enclosure blade is configured to fit in the processor blade enclosure and the hard disk drives are in communication with the first RAID controller blade.
摘要翻译：公开了一种用于在处理器刀片机箱内提供廉价盘（“RAID”）存储子系统的冗余阵列的装置，系统和方法。第一个RAID控制器刀片包含并配置为可以安装在处理器刀片机箱中。包括与第一RAID控制器刀片通信的至少一个处理器。提供了包括多个硬盘驱动器的磁盘机箱刀片。磁盘机箱刀片配置为安装在处理器刀片机箱中，硬盘驱动器与第一个RAID控制器刀片通信。

7. 发明授权

US07539891B2 Switched FC-AL fault tolerant topology 失效
标题翻译：交换FC-AL容错拓扑
公开(公告)号：US07539891B2
公开(公告)日：2009-05-26
申请号：US10871811
申请日：2004-06-18
申请人： Gregg Steven Lucas , Carl Evan Jones
发明人： Gregg Steven Lucas , Carl Evan Jones
IPC分类号： G06F11/00
CPC分类号： H04L12/437
摘要： A computer system uses a Fiber Channel Arbitrated Loop (FC-AL) network to communicate with mass storage devices. The FC-AL network provides alternative communication paths to the mass storage devices. The FC-AL communication network includes a first (60) FC-AL controller within the FC-AL switch (50). A first FC-AL mass storage drive (56) has second (80) and third (82) FC-AL controllers. A first output of the first FC-AL controller is coupled to a first input of the second FC-AL controller, and a second output of the first FC-AL controller is coupled to a first input of the third FC-AL controller. A second FC-AL mass storage drive (94) has fourth (96) and fifth (98) FC-AL controllers. A first output of the second FC-AL controller is coupled to a first input of the fourth FC-AL controller, and a first output of the third FC-AL controller is coupled to a first input of the fifth FC-AL controller. The alternative communication paths to the mass storage devices reduces incident of disk drive access failure.
摘要翻译：计算机系统使用光纤通道仲裁环路（FC-AL）网络与大容量存储设备进行通信。 FC-AL网络为大容量存储设备提供备用通信路径。 FC-AL通信网络包括FC-AL开关（50）内的第一（60）FC-AL控制器。第一FC-AL大容量存储驱动器（56）具有第二（80）和第三（82）FC-AL控制器。第一FC-AL控制器的第一输出耦合到第二FC-AL控制器的第一输入，并且第一FC-AL控制器的第二输出耦合到第三FC-AL控制器的第一输入端。第二FC-AL大容量存储驱动器（94）具有第四（96）和第五（98）FC-AL控制器。第二FC-AL控制器的第一输出耦合到第四FC-AL控制器的第一输入，并且第三FC-AL控制器的第一输出耦合到第五FC-AL控制器的第一输入端。到大容量存储设备的替代通信路径减少磁盘驱动器访问故障的事件。

8. 发明申请

US20100174676A1 DETERMINING MODIFIED DATA IN CACHE FOR USE DURING A RECOVERY OPERATION 审中-公开
标题翻译：确定在恢复操作期间使用的缓存中的修改数据
公开(公告)号：US20100174676A1
公开(公告)日：2010-07-08
申请号：US12349460
申请日：2009-01-06
申请人： Kevin John Ash , John Charles Elliott , Carl Evan Jones , Brian Anthony Rinaldi
发明人： Kevin John Ash , John Charles Elliott , Carl Evan Jones , Brian Anthony Rinaldi
IPC分类号： G06F12/16 , G06F17/30
CPC分类号： G06F11/1441 , G06F11/1456 , G06F11/1469 , G06F11/2089
摘要： Provided are a method, system, and article of manufacture for determining modified data in cache for use during a recovery operation. An event is detected during which processing of writes to a storage device is suspended. A cache including modified data not destaged to the storage device is scanned to determine the data units having modified data in response to detecting the event. The data units having the modified data is indicated in a backup storage. The indication of the data units having the modified data in the backup storage is used during a recovery operation.
摘要翻译：提供了用于确定在恢复操作期间使用的高速缓存中的修改数据的方法，系统和制品。检测到在暂停写入存储设备的处理期间的事件。扫描包括未转移到存储设备的修改数据的高速缓存，以响应于检测到事件来确定具有修改数据的数据单元。具有修改数据的数据单元在备用存储器中指示。在恢复操作期间使用具有备份存储器中的修改数据的数据单元的指示。

9. 发明授权

US06681290B2 Physical data layout to reduce seeks in a raid system 失效
标题翻译：物理数据布局，以减少在RAID系统中的寻求
公开(公告)号：US06681290B2
公开(公告)日：2004-01-20
申请号：US09772265
申请日：2001-01-29
申请人： William John Brower, Jr. , Carl Evan Jones , Joe Edward Smothers
发明人： William John Brower, Jr. , Carl Evan Jones , Joe Edward Smothers
IPC分类号： G06F1200
CPC分类号： G06F3/0638 , G06F3/0611 , G06F3/0689 , Y10S707/99953 , Y10S707/99955
摘要： A data storage subsystem which reduces seek time, by defining a logical storage space wherein part of the logical storage space is defined to correspond to a primary storage space of a first physical data storage device, and correspond to a secondary storage space of a second physical data storage device, and another part of the logical storage space is defined to correspond to a primary storage space of the second physical data storage device, and correspond to a secondary storage space of the first physical data storage device. For hard disk drives having an arm assembly with a read/write head, the average seek distance for both drives reduced, since the pivoting arm assembly need not travel as far to reach each physical storage address within a primary storage area. The invention may additionally take advantage of geometric or other aspects of the storage devices which result in some portion of the device having a faster access time that another portion. For hard disk drives which assign a larger number of logical blocks to the outer tracks of the disk than to the inner tracks, the storage controller can map the primary storage space of a given one of the drives to the outer tracks of the drive.
摘要翻译：一种数据存储子系统，其通过定义逻辑存储空间来减少搜索时间，其中所述逻辑存储空间的一部分被定义为对应于第一物理数据存储设备的主存储空间，并且对应于第二物理数据存储装置，并且所述逻辑存储空间的另一部分被定义为对应于所述第二物理数据存储装置的主存储空间，并且对应于所述第一物理数据存储装置的辅助存储空间。对于具有带有读/写头的臂组件的硬盘驱动器，两个驱动器的平均搜索距离减小，因为枢转臂组件不需要行进到达到主存储区域内的每个物理存储地址。本发明还可以利用存储设备的几何或其他方面，这导致设备的一些部分具有更快的访问时间，即另一部分。对于将硬盘驱动器分配到磁盘的外部磁道而不是内部磁道的磁盘驱动器，存储控制器可将给定驱动器的主存储空间映射到驱动器的外部磁道。

10. 发明授权

US06449678B1 Method and system for multiple read/write transactions across a bridge system 失效
标题翻译：跨桥系统进行多次读/写交易的方法和系统
公开(公告)号：US06449678B1
公开(公告)日：2002-09-10
申请号：US09275470
申请日：1999-03-24
申请人： Gary William Batchelor , Russell Lee Ellison , Carl Evan Jones , Robert Earl Medlin , Belayneh Tafesse , Forrest Lee Wade , Juan Antonio Yanes
发明人： Gary William Batchelor , Russell Lee Ellison , Carl Evan Jones , Robert Earl Medlin , Belayneh Tafesse , Forrest Lee Wade , Juan Antonio Yanes
IPC分类号： G06F1300
CPC分类号： G06F13/4027
摘要： Disclosed is a system for processing read/write transactions from a plurality of agents over a bus. The bridge includes at least one request buffer for each agent in communication with the bridge. The request buffer for an agent buffers transactions originating from that agent. The bridge further includes a return buffer for each agent in communication with the bridge. The return buffer for an agent buffers return data in connection with a transaction. Address translation circuitry is in communication with the bus and request and return buffers. The address translation circuitry locates a request buffer to queue the transaction, such that a transaction is stored in the request buffer corresponding to the agent that originated the transaction. Further, the address translation circuitry stores read return data for a read transaction in the return buffer corresponding to the agent originating the transaction.
摘要翻译：公开了一种用于通过总线处理来自多个代理的读/写交易的系统。该桥包括与桥接通信的每个代理的至少一个请求缓冲器。代理的请求缓冲区缓冲来自该代理的事务。桥接器还包括与桥接器通信的每个代理的返回缓冲器。代理缓冲区缓冲区返回与事务相关的数据。地址转换电路与总线通信，请求和返回缓冲器。地址转换电路定位请求缓冲器以对事务进行排队，使得事务存储在与发起事务的代理相对应的请求缓冲器中。此外，地址转换电路将用于读取事务的读取返回数据存储在与发起事务的代理相对应的返回缓冲器中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式