会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Level shifter of semiconductor device and method for controlling duty ratio in the device
    • 半导体器件的电平移位器和装置中占空比的控制方法
    • US07737748B2
    • 2010-06-15
    • US11986841
    • 2007-11-27
    • Jin-Gook KimSeung-Jun BaeDae-Hyun Chung
    • Jin-Gook KimSeung-Jun BaeDae-Hyun Chung
    • H03K3/017
    • H03K3/35613H03K3/017
    • A level shifter of a semiconductor device and method of controlling a duty ratio are provided. The level shifter includes first and second PMOS transistors having sources to which a power supply voltage is applied, first and second NMOS transistors having sources to which a ground voltage is applied, third and fourth NMOS transistors having sources connected to drains of the first and second NMOS transistors and gates to which the power supply voltage is applied; and a voltage controlled delay unit for receiving an input signal applied to a gate of the first NMOS transistor, inverting a level of the input signal, determining whether a voltage of an inverted input signal should be charged in response to a voltage control signal, outputting the voltage of the inverted input signal of which delay time is controlled, and applying the inverted input signal to a gate of the second NMOS transistor.
    • 提供半导体器件的电平移位器和控制占空比的方法。 电平移位器包括具有施加电源电压的源的第一和第二PMOS晶体管,具有施加接地电压的源的第一和第二NMOS晶体管,具有连接到第一和第二漏极的漏极的源的第三和第四NMOS晶体管 施加电源电压的NMOS晶体管和栅极; 以及电压控制延迟单元,用于接收施加到第一NMOS晶体管的栅极的输入信号,反相输入信号的电平,确定反相输入信号的电压是否应当响应于电压控制信号而被充电,输出 控制延迟时间的反相输入信号的电压,并将反相输入信号施加到第二NMOS晶体管的栅极。
    • 3. 发明申请
    • Level shifter of semiconductor device and method for controlling duty ratio in the device
    • 半导体器件的电平移位器和装置中占空比的控制方法
    • US20080186075A1
    • 2008-08-07
    • US11986841
    • 2007-11-27
    • Jin-Gook KimSeung-Jun BaeDae-Hyun Chung
    • Jin-Gook KimSeung-Jun BaeDae-Hyun Chung
    • H03L5/00
    • H03K3/35613H03K3/017
    • A level shifter of a semiconductor device and method of controlling a duty ratio are provided. The level shifter includes first and second PMOS transistors having sources to which a power supply voltage is applied, first and second NMOS transistors having sources to which a ground voltage is applied, third and fourth NMOS transistors having sources connected to drains of the first and second NMOS transistors and gates to which the power supply voltage is applied; and a voltage controlled delay unit for receiving an input signal applied to a gate of the first NMOS transistor, inverting a level of the input signal, determining whether a voltage of an inverted input signal should be charged in response to a voltage control signal, outputting the voltage of the inverted input signal of which delay time is controlled, and applying the inverted input signal to a gate of the second NMOS transistor.
    • 提供半导体器件的电平移位器和控制占空比的方法。 电平移位器包括具有施加电源电压的源的第一和第二PMOS晶体管,具有施加接地电压的源的第一和第二NMOS晶体管,具有连接到第一和第二漏极的漏极的源的第三和第四NMOS晶体管 施加电源电压的NMOS晶体管和栅极; 以及电压控制延迟单元,用于接收施加到第一NMOS晶体管的栅极的输入信号,反相输入信号的电平,确定反相输入信号的电压是否应当响应于电压控制信号而被充电,输出 控制延迟时间的反相输入信号的电压,并将反相输入信号施加到第二NMOS晶体管的栅极。
    • 4. 发明申请
    • MEMORY SYSTEM INCLUDING A POWER DIVIDER ON A MULTI MODULE MEMORY BUS
    • 在多模块存储器总线上包括功率分配器的存储器系统
    • US20070194968A1
    • 2007-08-23
    • US11668397
    • 2007-01-29
    • Myung-Hee SungJin-Gook KimJoung-Ho KimJong-Hoon Kim
    • Myung-Hee SungJin-Gook KimJoung-Ho KimJong-Hoon Kim
    • H03M1/78
    • G11C5/063G11C5/04G11C5/14
    • A memory system includes a memory controller, a transmission bus, a power divider, a first memory chip, and a second memory chip. The transmission bus is coupled from the memory controller to a first node of the power divider for transferring signals. The first node of the power divider is coupled to a second node of the power divider via a first line, and the first node is also coupled to a third node of the power divider via a second line. The first memory chip is coupled to the second node via a first branch bus and the second memory chip is coupled to the third node via a second branch bus. Accordingly, reflected wave due to an impedance mismatching can be reduced to enhance the signal integrity.
    • 存储器系统包括存储器控制器,传输总线,功率分配器,第一存储器芯片和第二存储器芯片。 传输总线从存储器控制器耦合到功率分配器的第一节点,用于传送信号。 功率分配器的第一节点通过第一线耦合到功率分配器的第二节点,并且第一节点也经由第二线路耦合到功率分配器的第三节点。 第一存储器芯片经由第一分支总线耦合到第二节点,并且第二存储器芯片经由第二分支总线耦合到第三节点。 因此,可以减少由于阻抗不匹配引起的反射波,以增强信号完整性。
    • 5. 发明授权
    • Temperature sensing circuit and method using DLL
    • 温度感应电路及其使用方法
    • US07772915B2
    • 2010-08-10
    • US12130117
    • 2008-05-30
    • Jin-Gook Kim
    • Jin-Gook Kim
    • H01L35/00G01K7/00
    • H03K5/133G01K7/01G11C7/04G11C11/406G11C11/40626H03K2005/00039H03L7/0814
    • A temperature sensing circuit using a delay locked loop and a temperature sensing method. The temperature sensing circuit includes a locked delay unit for receiving an external clock and generating a locked delay pulse keeping a constant delay amount regardless of temperature. A variable delay unit may have a chain structure of a plurality of delay cells depending upon temperature. The variable delay unit may receive the external clock and generate variable delay pulses having respectively different delay amounts based on temperature. A decision control unit is configured to sense a determination temperature by using a phase difference between one selected from the variable delay pulses and the locked delay pulse. Accordingly, an unnecessary time and cost causable by temperature compensation can be reduced, and an automatic temperature compensation and a precise temperature sensing operation can be obtained.
    • 使用延迟锁定环路的温度检测电路和温度检测方法。 温度检测电路包括锁定延迟单元,用于接收外部时钟并产生锁定的延迟脉冲,保持恒定的延迟量而不管温度如何。 可变延迟单元可以具有取决于温度的多个延迟单元的链结构。 可变延迟单元可以接收外部时钟并产生基于温度分别具有不同延迟量的可变延迟脉冲。 判定控制单元被配置为通过使用从可变延迟脉冲和锁定延迟脉冲之间选择的一个之间的相位差来感测确定温度。 因此,可以降低由温度补偿导致的不必要的时间和成本,并且可以获得自动温度补偿和精确的温度感测操作。
    • 6. 发明授权
    • Memory system including a power divider on a multi module memory bus
    • 存储系统包括多模块存储器总线上的功率分配器
    • US07646212B2
    • 2010-01-12
    • US11668397
    • 2007-01-29
    • Myung-Hee SungJin-Gook KimJoung-Ho KimJong-Hoon Kim
    • Myung-Hee SungJin-Gook KimJoung-Ho KimJong-Hoon Kim
    • H03K19/003
    • G11C5/063G11C5/04G11C5/14
    • A memory system includes a memory controller, a transmission bus, a power divider, a first memory chip, and a second memory chip. The transmission bus is coupled from the memory controller to a first node of the power divider for transferring signals. The first node of the power divider is coupled to a second node of the power divider via a first line, and the first node is also coupled to a third node of the power divider via a second line. The first memory chip is coupled to the second node via a first branch bus and the second memory chip is coupled to the third node via a second branch bus. Accordingly, reflected wave due to an impedance mismatching can be reduced to enhance the signal integrity.
    • 存储器系统包括存储器控制器,传输总线,功率分配器,第一存储器芯片和第二存储器芯片。 传输总线从存储器控制器耦合到功率分配器的第一节点,用于传送信号。 功率分配器的第一节点通过第一线耦合到功率分配器的第二节点,并且第一节点也经由第二线路耦合到功率分配器的第三节点。 第一存储器芯片经由第一分支总线耦合到第二节点,并且第二存储器芯片经由第二分支总线耦合到第三节点。 因此,可以减少由于阻抗不匹配引起的反射波,以增强信号完整性。