会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • SELF-CALIBRATING, WIDE-RANGE TEMPERATURE SENSOR
    • 自校准,宽范围温度传感器
    • US20110116527A1
    • 2011-05-19
    • US12620392
    • 2009-11-17
    • Jed GriffinDaniel J. Russell
    • Jed GriffinDaniel J. Russell
    • G01K15/00
    • G01K7/01G01K15/005
    • A self-calibrating, wide-range temperature sensor includes a current reference, impervious to process and voltage, with the current reference mirrored into two oppositely-sized bipolar transistors or diodes. Duplicate current sources are used with a ratio of geometries between them, such that the larger current biases the smaller bipolar transistor (less cross-sectional area) and the smaller current source biases the larger bipolar transistor (higher cross-sectional area). The current source in conjunction with the differential temperature sensing provides inherent calibration without drift while the differential sensing, from the ratio of geometries in the current paths also increases sensitivity.
    • 自校准的宽范围温度传感器包括电流参考,不受过程和电压影响,电流参考反映到两个相对大小的双极晶体管或二极管中。 使用重复的电流源,它们之间的几何形状的比例,使得较大的电流偏置较小的双极晶体管(较小的横截面积),较小的电流源偏置较大的双极晶体管(较高的横截面积)。 结合差分温度感测的电流源提供固有的校准,无漂移,而差分感测,从电流路径中的几何比也增加灵敏度。
    • 6. 发明授权
    • Dual reference phase tracking phase-locked loop
    • 双参考相位跟踪锁相环
    • US07990224B2
    • 2011-08-02
    • US11741100
    • 2007-04-27
    • Jed Griffin
    • Jed Griffin
    • H03L7/00
    • H03L7/091
    • A phase-locked loop circuit having a dual-reference input and a phase detector. The dual-reference input is configured to accept both a rising edge of an input clock having a first phase and a falling edge of the input clock having a second phase. The phase detector is coupled to the dual-reference input and is configured to produce a center phase signal based upon and centered in phase between the first and second phases. The phase detector is further configured with a feedback loop to adjust any tracking error and provide a tracking output signal. The phase detector system maintains both a high tracking bandwidth and a bounded jitter amplification based as a result of the dual reference signal. The high tracking bandwidth and the bounded jitter amplification are independent of an applied loop gain.
    • 具有双参考输入和相位检测器的锁相环电路。 双参考输入被配置为接受具有第二相位的输入时钟的第一相位和下降沿的输入时钟的上升沿。 相位检测器耦合到双参考输入,并且被配置为基于第一和第二相之间的相位和中心相位产生中心相位信号。 相位检测器进一步配置有反馈回路以调整任何跟踪误差并提供跟踪输出信号。 相位检测器系统基于双参考信号来维持高跟踪带宽和有界抖动放大。 高跟踪带宽和有界抖动放大与应用的环路增益无关。
    • 7. 发明授权
    • Constant CMOS driver
    • 恒定CMOS驱动
    • US06400176B1
    • 2002-06-04
    • US09476425
    • 1999-12-30
    • Jed GriffinErnest Khaw
    • Jed GriffinErnest Khaw
    • H03K1716
    • H03K19/00361
    • According to one aspect of the invention, a circuit is provided that includes a drive stage having an input and output node, and at least one transistor coupled between the two nodes. An upper impedance element coupled at one end to the output node and at another end to an upper supply node is provided. The upper impedance element has a stack of transistors each having a beta matched to a beta of at least one transistor in the drive stage. A lower impedance element coupled at one end to the output node and at another end to a lower supply node is provided. The lower impedance element has a stack of transistors each having a beta matched to the beta of at least one transistor in the drive stage. In another embodiment, a circuit is provided that includes a plurality of transistors coupled in parallel between a supply node and a pre-drive stage. The plurality of transistors each have a gate coupled to a delay select line to control current through the pre-drive stage.
    • 根据本发明的一个方面,提供一种电路,其包括具有输入和输出节点的驱动级和耦合在两个节点之间的至少一个晶体管。 提供了在一端耦合到输出节点并且在另一端耦合到上供电节点的上阻抗元件。 上阻抗元件具有每个具有与驱动级中的至少一个晶体管的β匹配的β晶体管的堆叠。 提供了在一端耦合到输出节点并在另一端耦合到较低电源节点的较低阻抗元件。 较低阻抗元件具有每个晶体管的堆叠,其具有与驱动级中的至少一个晶体管的β匹配的β。 在另一个实施例中,提供一种电路,其包括并联在供电节点和预驱动级之间的多个晶体管。 多个晶体管各自具有耦合到延迟选择线的栅极,以控制通过预驱动级的电流。