会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor device and method of manufacturing the same
    • 半导体装置及其制造方法
    • US07344973B2
    • 2008-03-18
    • US11265683
    • 2005-11-02
    • Kyung Ho HwangWon Mo Lee
    • Kyung Ho HwangWon Mo Lee
    • H01L21/4763
    • H01L21/76877H01L21/7684H01L21/76895H01L21/823475
    • Provided are a semiconductor device, adapted to be capable of fabricating the device having improved resistance characteristic by decreasing dishing of solid phase epitaxy (SPE) silicon during planarization in a landing plug forming process via use of SPE silicon, and a method of manufacturing the same.The method of manufacturing a semiconductor device in accordance with the present invention comprises, forming a plurality of gates on a semiconductor substrate; forming an interlayer dielectric film thereon, such that the gates are embedded; selectively etching the interlayer dielectric film to open a landing plug-forming region; depositing SPE silicon, such that the opened landing plug-forming region in the interlayer dielectric film is embedded; implanting boron ions into the SPE silicon; and annealing the resulting boron ion-implanted structure.
    • 提供一种半导体器件,其适于能够通过使用SPE硅在着陆塞形成过程中的平坦化期间减少固相外延(SPE)硅的凹陷来制造具有改进的电阻特性的器件及其制造方法 。 根据本发明的制造半导体器件的方法包括:在半导体衬底上形成多个栅极; 在其上形成层间电介质膜,使得栅极被嵌入; 选择性地蚀刻层间电介质膜以打开着陆堵塞形成区域; 沉积SPE硅,使得层间绝缘膜中的开放的着色塞形成区被嵌入; 将硼离子注入SPE硅中; 并对所得的硼离子注入结构进行退火。
    • 3. 发明授权
    • Chemical mechanical polishing method for manufacturing semiconductor device
    • 化学机械抛光方法制造半导体器件
    • US07265054B2
    • 2007-09-04
    • US11268961
    • 2005-11-08
    • Yong Soo ChoiWon Mo Lee
    • Yong Soo ChoiWon Mo Lee
    • H01L21/461H01L21/302
    • H01L21/3212
    • Disclosed herein is a chemical mechanical polishing (CMP) method for manufacturing a semiconductor device, comprising performing partial ion implantation of dopants at different concentrations into a plurality of at least two divided regions of a wafer having a planarization-target film, and subjecting the partially ion implanted-wafer to a chemical mechanical polishing process. In accordance with the present invention, non-uniformity of the removal rate in a chemical mechanical polishing process is countervailed by dopants which are implanted at different concentrations via partial ion implantation, and thereby it is possible to polish the target film at a uniform removal rate.
    • 本文公开了一种用于制造半导体器件的化学机械抛光(CMP)方法,包括:将具有不同浓度的掺杂剂的部分离子注入到具有平坦化靶膜的晶片的多个至少两个分割区域中, 离子注入晶片进行化学机械抛光工艺。 根据本发明,化学机械抛光工艺中的去除速率的不均匀性被通过部分离子注入以不同浓度注入的掺杂剂抵消,从而可以以均匀的去除速率对目标膜进行抛光 。