会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • METHOD AND SYSTEMS FOR DEVICE OUTPUT CAPTURE
    • 用于设备输出捕获的方法和系统
    • US20140072273A1
    • 2014-03-13
    • US13610737
    • 2012-09-11
    • Jack SmithIan Harris
    • Jack SmithIan Harris
    • H04N5/765
    • H04N9/8211H04N5/765
    • A method, systems, and apparatuses for high definition video capture are described. In one embodiment, a method includes receiving digital audio/video data from a device. The digital audio/video may include a preview (e.g., video trailer) of an application (e.g., game application, collaborative application, music application, mobile application, etc.) demonstrating the features and capabilities of the application on a display of the device. The device (e.g., mobile device, tablet device) may broadcast a digital audio-video signal for mirroring, or may require unlocking and installation of a module that enables mirroring with an alternative operating system. This digital audio-video data may be encrypted. The method further includes decrypting the encrypted digital audio/video data and converting this data into audio/video data (e.g., analog audio/video data). The method further includes sending the audio/video data to a recording unit that enables a data processing system to record the audio/video data.
    • 描述了用于高清晰度视频捕获的方法,系统和装置。 在一个实施例中,一种方法包括从设备接收数字音频/视频数据。 数字音频/视频可以包括在设备的显示器上演示应用的特征和能力的应用的预览(例如,视频预告片)(例如,游戏应用,协作应用,音乐应用,移动应用等) 。 设备(例如,移动设备,平板电脑设备)可以广播用于镜像的数字音频 - 视频信号,或者可能需要解锁和安装能够用替代操作系统进行镜像的模块。 该数字音频 - 视频数据可以被加密。 该方法还包括解密加密的数字音频/视频数据并将该数据转换成音频/视频数据(例如,模拟音频/视频数据)。 该方法还包括将音频/视频数据发送到使得数据处理系统能够记录音频/视频数据的记录单元。
    • 6. 发明授权
    • Method and apparatus for assigning persistent resources dynamically in a wireless communication system
    • 在无线通信系统中动态分配持久资源的方法和装置
    • US08259662B2
    • 2012-09-04
    • US12389270
    • 2009-02-19
    • Jack SmithSean Michael McBeath
    • Jack SmithSean Michael McBeath
    • H04W4/00
    • H04W72/04H04L5/0007H04L5/0044H04L5/0094H04L5/1469
    • A method and apparatus for dynamically assigning persistent resources in a wireless communications system is provided. A method comprises transmitting a first boundary indication to a mobile station, and transmitting a position indication to the mobile station, wherein the position indication corresponds to a network resource assigned based on a network resource request, the position indication is relative to the first boundary indication. The method also comprises transmitting a second boundary indication to the mobile station in response to detecting a change in a position of a boundary, and transmitting a first transmission to the mobile station using a network resource corresponding to the position indication or receiving a second transmission from the mobile station using a network resource corresponding to the position indication, wherein the position indication is relative to the second boundary indication. The first boundary indication is based on a position of the boundary.
    • 提供了一种在无线通信系统中动态分配持久资源的方法和装置。 一种方法包括向移动台发送第一边界指示,以及向移动台发送位置指示,其中所述位置指示对应于基于网络资源请求分配的网络资源,所述位置指示相对于所述第一边界指示 。 该方法还包括响应于检测到边界位置的改变而向移动台发送第二边界指示,以及使用与该位置指示相对应的网络资源向移动台发送第一传输,或者从第 所述移动站使用与所述位置指示相对应的网络资源,其中所述位置指示相对于所述第二边界指示。 第一个边界指示是基于边界的位置。
    • 8. 发明申请
    • FPGA POWERUP TO KNOWN FUNCTIONAL STATE
    • FPGA电源到已知的功能状态
    • US20070075733A1
    • 2007-04-05
    • US11162997
    • 2005-09-30
    • Kenneth GoodnowClarence OgilvieChristopher ReynoldsJack SmithSebastian VentroneKeith Williams
    • Kenneth GoodnowClarence OgilvieChristopher ReynoldsJack SmithSebastian VentroneKeith Williams
    • H03K19/177
    • H03K19/17776H03K19/17732H03K19/17756H03K19/17772
    • A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.
    • 包括基于非编程的默认开机电子配置的现场可编程门阵列(FPGA)装置。 非基于编程的默认开机电子配置定义了初始化第一逻辑功能的默认状态。 上电时,FPGA器件将能够进入默认状态,而不必首先通过常规编程模式进行配置,从而节省加电时的处理时间。 公开了几个实施例,例如掩模通孔电路,异步设置/复位电路,不平衡锁存电路和齐平扫描电路。 还公开了一种相关方法,以减少专用于第一逻辑功能的存储器大小,以便在上电之后进一步编程。 除了节省时间和进一步的编程之外,FPGA器件还可以允许部分或增量编程扩展完整的功能以满足客户的不同需求。
    • 9. 发明申请
    • METHOD OF SELECTIVELY BUILDING REDUNDANT LOGIC STRUCTURES TO IMPROVE FAULT TOLERANCE
    • 选择性建立冗余逻辑结构以提高容错能力的方法
    • US20050125749A1
    • 2005-06-09
    • US10707323
    • 2003-12-05
    • Kenneth GoodnowClarence OgilvieJack SmithSebastian Ventrone
    • Kenneth GoodnowClarence OgilvieJack SmithSebastian Ventrone
    • G06F17/50
    • G06F17/5045G06F11/18
    • A new hardware description language (HDL) extension at the register-transfer level (RTL) for designating particular logic functions as fault tolerant and a method of implementing a fault redundant scheme for the fault tolerant logic functions. Code (20) is written in VHDL at the RTL and includes instructions for adding the operator “FT” to certain logic functions. Logic functions that include the FT operator are considered critical functions, i.e., fault tolerant. By including the FT operator, a logic synthesis tool is alerted to the functions that have been designated as fault tolerant. As a result, the preprogrammed logic synthesis tool causes the design of the IC to include a fault redundant scheme (30) for the logic functions that include the FT operator. Fault redundant scheme (30) includes three copies of the logic function, i.e., Copy A (32), Copy B (34), and Copy C (36), as well as a majority voter 38.
    • 用于指定特定逻辑功能作为容错的寄存器传输级(RTL)的新硬件描述语言(HDL)扩展以及为容错逻辑功能实现故障冗余方案的方法。 代码(20)以RTL写入VHDL,并包括将操作符“FT”添加到某些逻辑功能的指令。 包括FT操作员的逻辑功能被认为是关键功能,即容错。 通过包括FT操作员,逻辑综合工具被提醒已被指定为容错的功能。 因此,预编程的逻辑综合工具使得IC的设计包括用于包括FT操作员的逻辑功能的故障冗余方案(30)。 故障冗余方案(30)包括逻辑功能的三个副本,即复制A(32),复制B(34)和复制C(36)以及多数选民38。