会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Logic circuit utilizing a current switch circuit having a non-threshold
transfer characteristic
    • 利用具有非阈值传递特性的电流开关电路的逻辑电路
    • US4516039A
    • 1985-05-07
    • US343379
    • 1982-01-27
    • Isokazu MatsuzakiAkira YamagiwaYutaka WatanabeTakashi MatsumotoKatsumi Yabe
    • Isokazu MatsuzakiAkira YamagiwaYutaka WatanabeTakashi MatsumotoKatsumi Yabe
    • H03K19/086H03K19/013
    • H03K19/086
    • A logic circuit (FIGS. 4A, 5A and 6A) comprises a current switch circuit (FIG. 4A) which has a non-threshold transfer characteristic (FIG. 4B), operates in non-saturation region, and is suited to a high speed operation.The current switch circuit is formed by a pair of transistors (6 or 7, and 8), one of which (6 or 7) receives an input signal at its base, and the other (8) has its base and collector connected in d.c. coupling to each other. The pair of transistors are connected with a common constant current source (9) at their emitters, deliver an output from their collectors, and are so biased as to operate in the non-saturation region.In the current switch circuit, due to the d.c. coupling between the base and the collector of the other transistor (8), the voltage level of the collector changes linearly in accordance with the input signal of the current switch circuit. This allows for a transfer characteristic having no threshold and a very small delay time between the input signal and the output signal. Moreover, the operation of transistors in the non-saturation region makes possible a logical operation which is high in speed and short in delay time.
    • 逻辑电路(图4A,5A和6A)包括具有非阈值传递特性的电流开关电路(图4A)(图4B),在非饱和区域中工作,并且适合于高速 操作。 电流开关电路由一对晶体管(6或7和8)形成,其中一个晶体管(6或7)在其基极接收输入信号,另一个(8)的基极和集电极连接成直流。 相互耦合。 该对晶体管在其发射极处与公共恒流源(9)连接,从其集电极输出输出,并被偏置以在非饱和区域中工作。 在当前的开关电路中,由于直流 耦合在另一个晶体管(8)的基极和集电极之间,集电极的电压根据电流开关电路的输入信号线性变化。 这允许在输入信号和输出信号之间没有阈值和非常小的延迟时间的传输特性。 此外,在非饱和区域中的晶体管的操作使得可能的速度高和延迟时间短的逻辑运算。
    • 2. 发明授权
    • Signal transmitting device suited to fast signal transmission
    • 信号传输设备适合快速信号传输
    • US07911224B2
    • 2011-03-22
    • US12116541
    • 2008-05-07
    • Toshitsugu TakekumaRyoichi KuriharaAkira Yamagiwa
    • Toshitsugu TakekumaRyoichi KuriharaAkira Yamagiwa
    • H03K19/003
    • H04L25/0298G06F13/4072G06F13/4086H04B3/02H04L25/0278H04L25/028H04L25/0292H05K1/0216H05K1/0237H05K1/14
    • A signal transmitting circuit includes a circuit block having a driving circuit and an intra-block transmission line for transmitting a signal from the driving circuit, a circuit block having a receiving circuit and an intra-block transmission line for transmitting the signal to said receiving circuit, and a main interblock transmission line for propagating a signal between the driving and receiving circuit blocks. The inter-block transmission line is terminated by a resistor having substantially the same impedance as the interblock transmission line. The intra-block transmission lines are provided with a resistance element having a resistance substantially equal to a value derived by subtracting half of an impedance of the inter-block transmission line from an impedance of the intra-block transmission line, to lower signal amplitude and suppress reflections of a signal at branch points along the main interblock transmission line, thereby enabling a high-speed signal transfer.
    • 信号发送电路包括具有用于发送来自驱动电路的信号的驱动电路和块内传输线路的电路块,具有接收电路的电路块和用于将信号发送到所述接收电路的块内传输线路 以及用于在驱动和接收电路块之间传播信号的主块间传输线。 块间​​传输线由具有与块间传输线基本上相同阻抗的电阻端接。 块内传输线路设置有电阻元件,其电阻基本上等于通过将块间传输线路的阻抗的一半从块内传输线路的阻抗减去一半到更低的信号幅度, 抑制沿着主块间传输线的分支点处的信号的反射,从而实现高速信号传送。
    • 6. 发明授权
    • Branch bus system for inter-LSI data transmission
    • 分支总线系统,用于LSI间数据传输
    • US06766404B1
    • 2004-07-20
    • US09568055
    • 2000-05-10
    • Hideki OsakaAkira YamagiwaKenichi Ishibashi
    • Hideki OsakaAkira YamagiwaKenichi Ishibashi
    • G06F100
    • H04L25/0278G06F13/4077
    • A fast transfer bus system capable of fast data transfer with no reflection at branch points. Four LSIs having constant-impedance interfaces are connected via two variable resistors each having three signal terminals. A variable impedance LSI is connected between these variable resistors. When the LSIs connected to the variable resistor do not work as a bus driver, three variable resistance elements in each variable resistor are set to have a value of ⅓ of the characteristic impedance Zo of connection lines, and are connected in a Y-letter shape. When one of LSIs connected to the variable resistor works as a bus driver, the values of the variable resistance elements are set to low impedance or Zo.
    • 快速传输总线系统,能够快速传输数据,在分支点无反射。 具有恒定阻抗接口的四个LSI通过两个可变电阻器连接,每个可变电阻器具有三个信号端子。 可变阻抗LSI连接在这些可变电阻之间。 当连接到可变电阻器的LSI不能用作总线驱动器时,每个可变电阻器中的三个可变电阻元件被设置为连接线的特性阻抗Zo的1/3,并且以Y- 字母形状。 当连接到可变电阻器的LSI中的一个作为总线驱动器工作时,可变电阻元件的值被设置为低阻抗或Zo。