会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Voltage droop reduction in a processor
    • 处理器中的电压下降降低
    • US09575529B2
    • 2017-02-21
    • US14863995
    • 2015-09-24
    • INTERNATIONAL BUSINESS MACHINES CORPORATION
    • Brian W. CurranPreetham M. LoboRichard F. RizzoloJames D. WarnockTobias Webel
    • G06F1/26
    • G06F1/26G06F1/28G06F1/3206
    • A processor is provided having a common supply rail, and one or more processor cores, where the one or more processor cores share the common supply rail. Each processor core(s) includes a core dIPC value output and a core throttling signal input, and a chip power management logic, which has at least one input for inputting the core dIPC value, a threshold register for a dIPC threshold value, a chip dIPC register for a current global dIPC value, at least one chip dIPC history register for a historic global dIPC value, a subtractor providing an absolute difference of an average historic global dIPC derived from the historic global dIPC value and the current global dIPC value, a magnitude comparator providing a throttling signal when the absolute difference is above the dIPC threshold value, and at least one output for outputting a core throttling signal to the processor core(s).
    • 提供了具有公共供电轨的处理器和一个或多个处理器核,其中所述一个或多个处理器核共享共同的供电轨。 每个处理器核心包括核心dIPC值输出和核心节流信号输入,以及芯片功率管理逻辑,其具有至少一个用于输入核心dIPC值的输入,用于dIPC阈值的阈值寄存器,芯片 dIPC寄存器用于当前全局dIPC值,至少一个用于历史全局dIPC值的码片dIPC历史寄存器,提供来自历史全球dIPC值和当前全局dIPC值的平均历史全球dIPC的绝对差的减法器,a 幅度比较器在绝对差高于dIPC阈值时提供节流信号,以及至少一个输出,用于向处理器核心输出核心节流信号。