专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07710979B2 ATM bonding 有权
标题翻译： ATM绑定
公开(公告)号：US07710979B2
公开(公告)日：2010-05-04
申请号：US10987436
申请日：2004-11-12
申请人： Ingo Volkening , Jiaxiang Shi , Chunfeng Hu
发明人： Ingo Volkening , Jiaxiang Shi , Chunfeng Hu
IPC分类号： H04L12/56
CPC分类号： H04L12/5601 , H04L12/2856 , H04L12/2865 , H04L2012/5606 , H04L2012/5624
摘要： There is provided an apparatus and method for ATM bonding. The apparatus comprises a first unit having a first xDSL line connected thereto, a second unit having a second xDSL line connected thereto and a connection between the first unit and the second unit. The first unit is arranged to convert one incoming ATM datastream to a plurality of data and to convert a plurality of incoming data to one ATM data stream. The first unit is arranged to implement the ATM bonding layer of the ATM protocol. The second unit may be arranged to implement one or more of the higher layers. The method comprises the steps of: a first unit receiving an ATM data stream; the first unit converting the ATM data stream into a plurality of data; the first unit transmitting a first one of the plurality of data over a first xDSL line connected to the first unit; the first unit sending a second one of the plurality of data to a second unit via a connection; and the second unit transmitting the second one of the plurality of data over a second xDSL line connected to the second unit.
摘要翻译：提供了一种ATM绑定的装置和方法。该装置包括具有连接到其上的第一xDSL线的第一单元，具有连接到其上的第二xDSL线的第二单元和第一单元与第二单元之间的连接。第一单元被布置成将一个输入的ATM数据流转换成多个数据并将多个输入数据转换成一个ATM数据流。第一单元被布置成实现ATM协议的ATM绑定层。第二单元可以被布置成实现一个或多个较高层。该方法包括以下步骤：接收ATM数据流的第一单元; 第一单元将ATM数据流转换成多个数据; 所述第一单元通过连接到所述第一单元的第一xDSL线发送所述多个数据中的第一数据; 所述第一单元经由连接将所述多个数据中的第二数据发送到第二单元; 并且所述第二单元通过连接到所述第二单元的第二xDSL线发送所述多个数据中的第二数据。

2. 发明申请

US20060104315A1 ATM bonding 有权
标题翻译： ATM绑定
公开(公告)号：US20060104315A1
公开(公告)日：2006-05-18
申请号：US10987436
申请日：2004-11-12
申请人： Ingo Volkening , Jiaxiang Shi , Chunfeng Hu
发明人： Ingo Volkening , Jiaxiang Shi , Chunfeng Hu
IPC分类号： H04L12/56
CPC分类号： H04L12/5601 , H04L12/2856 , H04L12/2865 , H04L2012/5606 , H04L2012/5624
摘要： There is provided an apparatus and method for ATM bonding. The apparatus comprises a first unit having a first xDSL line connected thereto, a second unit having a second xDSL line connected thereto and a connection between the first unit and the second unit. The first unit is arranged to convert one incoming ATM datastream to a plurality of data and to convert a plurality of incoming data to one ATM data stream. The first unit is arranged to implement the ATM bonding layer of the ATM protocol. The second unit may be arranged to implement one or more of the higher layers. The method comprises the steps of: a first unit receiving an ATM data stream; the first unit converting the ATM data stream into a plurality of data; the first unit transmitting a first one of the plurality of data over a first xDSL line connected to the first unit; the first unit sending a second one of the plurality of data to a second unit via a connection; and the second unit transmitting the second one of the plurality of data over a second xDSL line connected to the second unit.
摘要翻译：提供了一种ATM绑定的装置和方法。该装置包括具有连接到其上的第一xDSL线的第一单元，具有连接到其上的第二xDSL线的第二单元和第一单元与第二单元之间的连接。第一单元被布置成将一个输入的ATM数据流转换成多个数据并将多个输入数据转换成一个ATM数据流。第一单元被布置成实现ATM协议的ATM绑定层。第二单元可以被布置成实现一个或多个较高层。该方法包括步骤：接收ATM数据流的第一单元; 第一单元将ATM数据流转换成多个数据; 所述第一单元通过连接到所述第一单元的第一xDSL线发送所述多个数据中的第一数据; 所述第一单元经由连接将所述多个数据中的第二数据发送到第二单元; 并且所述第二单元通过连接到所述第二单元的第二xDSL线发送所述多个数据中的第二数据。

3. 发明授权

US08713393B2 Retransmission and retransmission request in data communication systems 有权
标题翻译：数据通信系统中的重传和重发请求
公开(公告)号：US08713393B2
公开(公告)日：2014-04-29
申请号：US12209212
申请日：2008-09-12
申请人： Bernd Heise , Michael Horvat , Chunfeng Hu , Juraj Povazanec , Gert Schedelbeck , Dietmar Schoppmeier , Ingo Volkening
发明人： Bernd Heise , Michael Horvat , Chunfeng Hu , Juraj Povazanec , Gert Schedelbeck , Dietmar Schoppmeier , Ingo Volkening
IPC分类号： G06F11/00
CPC分类号： H04L1/0085 , H04L1/0007 , H04L1/1628 , H04L1/1812 , H04L1/1874 , H04L1/1887
摘要： Embodiments related to retransmission and a retransmission request are described and depicted.
摘要翻译：描述和描述与重发相关的实施例和重传请求。

4. 发明授权

US08351432B2 Encapsulation of data 有权
公开(公告)号：US08351432B2
公开(公告)日：2013-01-08
申请号：US11528030
申请日：2006-09-27
申请人： Chunfeng Hu , Jia Xiang Shi , Ingo Volkening
发明人： Chunfeng Hu , Jia Xiang Shi , Ingo Volkening
IPC分类号： H04L12/56
CPC分类号： H04L29/02 , H04L12/4633
摘要： An encapsulation apparatus for encapsulating data includes an input to receive the data, a machine to generate information related to the encapsulation of data and a logic coupled to the machine. A processing machine is coupled to the input and the logic.

5. 发明授权

US08588244B2 Configurable fast ethernet and gigabit ethernet data port 有权
标题翻译：可配置的快速以太网和千兆以太网数据端口
公开(公告)号：US08588244B2
公开(公告)日：2013-11-19
申请号：US13270760
申请日：2011-10-11
申请人： Shridhar Mubaraq Mishra , Tina Zhang , Chunfeng Hu , Hak Keong Sim
发明人： Shridhar Mubaraq Mishra , Tina Zhang , Chunfeng Hu , Hak Keong Sim
IPC分类号： H04L12/28
CPC分类号： H04L49/352 , H04L49/30 , H04L49/65
摘要： An Ethernet switch has at least one ingress/egress port which is operable in two modes, in a first mode as a GE port and in a second mode as a plurality of FE ports. The port has 8 MAC interfaces each of which is capable of receiving/transmitting FE packets, and at least one of the MAC interfaces can be configured to receive/transmit GE packets. Thus, the port has two modes of operation. The port further includes receive and transmit modules which receive GE and FE packets from, and transmit GE and FE packets to, the interfaces.
摘要翻译：以太网交换机具有至少一个入口/出口，其可以以两种模式操作，在第一模式中作为GE端口，在第二模式中可操作为多个FE端口。该端口具有8个MAC接口，每个MAC接口能够接收/发送FE报文，并且至少一个MAC接口可以配置为接收/发送GE报文。因此，端口具有两种操作模式。该端口还包括接收和发送模块，接收GE和FE数据包，并将GE和FE数据包发送到接口。

6. 发明申请

US20090240847A1 High Speed Memory Access in an Embedded System 有权
标题翻译：嵌入式系统中的高速内存访问
公开(公告)号：US20090240847A1
公开(公告)日：2009-09-24
申请号：US12051275
申请日：2008-03-19
申请人： Chunfeng Hu
发明人： Chunfeng Hu
IPC分类号： G06F12/02 , G06F13/16
CPC分类号： G06F12/08 , G06F2212/251 , G06F2212/253
摘要： Data is processed in an embedded system by writing data read from a peripheral device in response to an event to memory external to the embedded system. The data or a portion of the data is copied to memory internal to the embedded system. Which portion of the data is stored in both the external memory and the internal memory is tracked. The copied data is retrieved from the internal memory by a processor included in the embedded system. The processor has one or more caches logically and physically separated from the internal memory. The processor uses the copied data it retrieved to begin servicing the event.
摘要翻译：通过将从外围设备读取的数据响应于嵌入式系统外部的存储器的事件写入嵌入式系统中的数据。数据或数据的一部分被复制到嵌入式系统内部的存储器中。跟踪数据的哪一部分存储在外部存储器和内部存储器中。通过嵌入式系统中包括的处理器从内部存储器检索复制的数据。处理器在逻辑上和物理上与内部存储器分离一个或多个高速缓存。处理器使用其检索的复制数据开始服务事件。

7. 发明申请

US20080089351A1 Flow control in communication networks 审中-公开
标题翻译：通信网络中的流量控制
公开(公告)号：US20080089351A1
公开(公告)日：2008-04-17
申请号：US11580509
申请日：2006-10-13
申请人： Chunfeng Hu
发明人： Chunfeng Hu
IPC分类号： H04L12/56
CPC分类号： H04L47/10 , H04L47/12 , H04L47/2441 , H04L47/266 , H04L47/30 , H04L47/35 , H04L47/50 , H04L47/52 , H04L47/6215
摘要： A communications queue controller for a communications network, the queue controller having a plurality of queue buffers of differing priorities. Each queue buffer has a flow control selector controllable by a programmable bit.
摘要翻译：一种用于通信网络的通信队列控制器，所述队列控制器具有不同优先级的多个队列缓冲器。每个队列缓冲器具有可由可编程位控制的流量控制选择器。

8. 发明申请

US20120151103A1 High Speed Memory Access in an Embedded System 有权
标题翻译：嵌入式系统中的高速内存访问
公开(公告)号：US20120151103A1
公开(公告)日：2012-06-14
申请号：US13372517
申请日：2012-02-14
申请人： Chunfeng Hu
发明人： Chunfeng Hu
IPC分类号： G06F13/28
CPC分类号： G06F12/08 , G06F2212/251 , G06F2212/253
摘要： Data is processed in an embedded system by writing data read from a peripheral device in response to an event to memory external to the embedded system. The data or a portion of the data is copied to memory internal to the embedded system. Which portion of the data is stored in both the external memory and the internal memory is tracked. The copied data is retrieved from the internal memory by a processor included in the embedded system. The processor has one or more caches logically and physically separated from the internal memory. The processor uses the copied data it retrieved to begin servicing the event.
摘要翻译：通过将从外围设备读取的数据响应于嵌入式系统外部的存储器的事件写入嵌入式系统中的数据。数据或数据的一部分被复制到嵌入式系统内部的存储器中。跟踪数据的哪一部分存储在外部存储器和内部存储器中。通过嵌入式系统中包括的处理器从内部存储器检索复制的数据。处理器在逻辑上和物理上与内部存储器分离一个或多个高速缓存。处理器使用其检索的复制数据开始服务事件。

9. 发明授权

US08095702B2 High speed memory access in an embedded system 有权
标题翻译：嵌入式系统中的高速内存访问
公开(公告)号：US08095702B2
公开(公告)日：2012-01-10
申请号：US12051275
申请日：2008-03-19
申请人： Chunfeng Hu
发明人： Chunfeng Hu
IPC分类号： G06F13/14
CPC分类号： G06F12/08 , G06F2212/251 , G06F2212/253
摘要： Data is processed in an embedded system by writing data read from a peripheral device in response to an event to memory external to the embedded system. The data or a portion of the data is copied to memory internal to the embedded system. Which portion of the data is stored in both the external memory and the internal memory is tracked. The copied data is retrieved from the internal memory by a processor included in the embedded system. The processor has one or more caches logically and physically separated from the internal memory. The processor uses the copied data it retrieved to begin servicing the event.
摘要翻译：通过将从外围设备读取的数据响应于嵌入式系统外部的存储器的事件写入嵌入式系统中的数据。数据或数据的一部分被复制到嵌入式系统内部的存储器中。跟踪数据的哪一部分存储在外部存储器和内部存储器中。通过嵌入式系统中包括的处理器从内部存储器检索复制的数据。处理器在逻辑上和物理上与内部存储器分离一个或多个高速缓存。处理器使用其检索的复制数据开始服务事件。

10. 发明授权

US09239787B2 System with internal memory for storing data or a portion of data written to external memory 有权
标题翻译：具有用于存储数据的内部存储器或写入外部存储器的一部分数据的系统
公开(公告)号：US09239787B2
公开(公告)日：2016-01-19
申请号：US13315763
申请日：2011-12-09
申请人： Chunfeng Hu
发明人： Chunfeng Hu
IPC分类号： G06F5/00 , G06F12/00 , G06F12/08
CPC分类号： G06F12/08 , G06F2212/251 , G06F2212/253
摘要： A system includes an internal memory configured to store data, a memory access controller, logic, and a processor. The memory access controller is operable to read data from a peripheral device in response to an event external to the system, write the data to memory external to the system and forward the data or a portion of the data to the internal memory. The logic is operable to track which portion of the data is stored in both the external memory and the internal memory. The processor has one or more caches logically and physically separated from the internal memory. The processor is operable to retrieve the data forwarded to the internal memory and use the retrieved data to begin servicing the event.
摘要翻译：系统包括被配置为存储数据的内部存储器，存储器存取控制器，逻辑和处理器。存储器访问控制器可操作以响应于系统外部的事件从外围设备读取数据，将数据写入系统外部的存储器，并将数据或一部分数据转发到内部存储器。逻辑可操作以跟踪数据的哪一部分存储在外部存储器和内部存储器中。处理器在逻辑上和物理上与内部存储器分离一个或多个高速缓存。处理器可操作地检索转发到内部存储器的数据，并使用所检索的数据来开始服务事件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式