专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07085587B2 Signal processing semiconductor integrated circuit device and wireless communication system 有权
公开(公告)号：US07085587B2
公开(公告)日：2006-08-01
申请号：US10033792
申请日：2002-01-03
申请人： Ikuya Oono , Toshiki Matsui , Hirotaka Oosawa
发明人： Ikuya Oono , Toshiki Matsui , Hirotaka Oosawa
IPC分类号： H04B1/04
CPC分类号： H04B1/30 , H03D3/002 , H03D7/1433 , H03D7/1458 , H03D2200/0025 , H03D2200/0033 , H03D2200/0043 , H03D2200/0047 , H03D2200/009
摘要： Disclosed herein is a direct conversion type signal processing semiconductor integrated circuit device capable of suppressing a DC voltage variation in the output of a variable gain amplifier upon the transition to a reception mode, reproducing stable receiving characteristics and improving receiving sensitivity. In the signal processing semiconductor integrated circuit device, voltage reference circuits for generating reference voltages for controlling or restricting currents for current sources for supplying operating currents for amplifiers constituting a reception-system circuit are boosted upon the transition from an idle mode or the like to the reception mode to allow the currents to flow into the constant-current sources of the amplifiers after the stabilization of the generated reference voltages.

2. 发明授权

US07154341B2 Communication semiconductor integrated circuit device and wireless communication system 失效
标题翻译：通信半导体集成电路器件和无线通信系统
公开(公告)号：US07154341B2
公开(公告)日：2006-12-26
申请号：US10994280
申请日：2004-11-23
申请人： Satoru Yamamoto , Hirotaka Oosawa , Toshiya Uozumi , Noriyuki Kurakami , Jiro Shinbo
发明人： Satoru Yamamoto , Hirotaka Oosawa , Toshiya Uozumi , Noriyuki Kurakami , Jiro Shinbo
IPC分类号： H03L7/00
CPC分类号： H03L7/193 , H03L7/099 , H03L7/10 , H03L7/199
摘要： A communication semiconductor integrated circuit device includes an RFVCO and a TXVCO and is formed over one semiconductor substrate, and has a first operation mode (idle mode) which does not perform transmission and reception, a second operation mode (warmup mode) which performs a preparation prior to the start of transmission or reception, and a third operation mode (transmission or reception mode) which performs transmission or reception. In the first operation mode, two oscillators are deactivated, and the operation of selecting a frequency band to be used in at least the TXVCO which generates a transmit signal, is performed in the second operation mode. In the communication semiconductor integrated circuit device, a high frequency signal generator which generates a signal having a desired frequency with an oscillation signal outputted from a crystal oscillator as a reference signal, a reception system circuit (RXC) including a frequency converter, and a transmission system circuit (TXC) including the TXVCO which generates the transmit signal, are respectively formed in different semiconductor regions isolated by insulators.
摘要翻译：通信半导体集成电路器件包括RFVCO和TXVCO，并且形成在一个半导体衬底上，并且具有不执行发送和接收的第一操作模式（空闲模式），执行准备的第二操作模式（预热模式）在发送或接收开始之前，以及执行发送或接收的第三操作模式（发送或接收模式）。在第一操作模式中，两个振荡器被去激活，并且在第二操作模式中执行选择在至少产生发送信号的TXVCO中使用的频带的操作。在通信半导体集成电路装置中，生成具有从晶体振荡器输出的振荡信号作为参考信号的期望频率的信号的高频信号发生器，包括变频器的接收系统电路（RXC）和发送包括产生发送信号的TXVCO的系统电路（TXC）分别形成在由绝缘体隔离的不同的半导体区域中。

3. 发明授权

US06917213B2 Semiconductor integrated circuit device 失效
标题翻译：半导体集成电路器件
公开(公告)号：US06917213B2
公开(公告)日：2005-07-12
申请号：US10615787
申请日：2003-07-10
申请人： Hirotaka Oosawa , Masumi Kasahara , Kazuo Watanabe
发明人： Hirotaka Oosawa , Masumi Kasahara , Kazuo Watanabe
IPC分类号： G01R31/316 , G01R31/28 , G01R31/3167 , G01R31/317 , H01L21/822 , H01L21/8249 , H01L27/04 , H01L27/06 , G01R31/02
CPC分类号： G01R31/3172 , G01R31/3167
摘要： An input/output pin for test corresponding to a test circuit of the digital section is used in common as the input/output pin for normal operation of the analog section. The selection switches are respectively provided between the relevant analog pin and analog circuit and on a signal line up to the test circuit of the digital section from the relevant analog pin and the switches are provided at both end portions of the signal line between the test circuit of digital section and the input/output pin for common use in order to fix the voltage of the signal line to the predetermined voltage such as the ground voltage during the normal operation. Thereby, it is possible in a semiconductor integrated circuit having the analog and digital sections to eliminate adverse effect, even if the input/output pin for testing corresponding to the test circuit of the digital section is used in common as the input/output pin for normal operation of the analog section, from the analog circuit due to the noise which is generated in the digital section and is then transferred to the analog circuit through the signal path up to the analog input/output pin connected to the test circuit from this test circuit of the digital section.
摘要翻译：用于与数字部分的测试电路相对应的用于测试的输入/输出引脚用作模拟部分的正常操作的输入/输出引脚。选择开关分别设置在相关的模拟引脚和模拟电路之间以及在相关模拟引脚上的数字部分的测试电路的信号线上，并且开关设在测试电路之间的信号线的两端的数字部分和用于常用的输入/输出引脚，以便在正常操作期间将信号线的电压固定为诸如接地电压的预定电压。因此，具有模拟部分和数字部分的半导体集成电路可以消除不利影响，即使与数字部分的测试电路相对应的用于测试的输入/输出引脚被公共地用作输入/输出引脚模拟部分的正常工作，由模拟电路由于数字部分产生的噪声而被传送到模拟电路，然后通过信号路径传送到连接到测试电路的模拟输入/输出引脚从该测试电路的数字部分。

4. 发明授权

US06900700B2 Communication semiconductor integrated circuit and radio communication system 失效
标题翻译：通信半导体集成电路和无线电通信系统
公开(公告)号：US06900700B2
公开(公告)日：2005-05-31
申请号：US10373046
申请日：2003-02-26
申请人： Hirotaka Oosawa , Jiro Shinbo , Noriyuki Kurakami , Masumi Kasahara , Robert Astle Henshaw
发明人： Hirotaka Oosawa , Jiro Shinbo , Noriyuki Kurakami , Masumi Kasahara , Robert Astle Henshaw
IPC分类号： H03L7/08 , H03D3/00 , H03J1/00 , H03J7/06 , H03L7/089 , H03L7/10 , H03L7/18 , H03L7/187 , H03L7/193 , H04B1/40 , H04B1/26
CPC分类号： H03D3/008 , H03J1/005 , H03J7/06 , H03L7/0891 , H03L7/10 , H03L7/193
摘要： A communication semiconductor integrated circuit has an oscillator circuit forming part of a transmission PLL circuit fabricated on a single semiconductor chip together with an oscillator circuit forming part of a reception PLL circuit and an oscillator circuit for an intermediate frequency. The oscillator circuit forming part of the transmission PLL circuit is configured to be operable in a plurality of bands. A circuit for measuring the oscillating frequency of the oscillator circuit forming part of the transmission PLL circuit is also used for measuring the oscillating frequency of the oscillator circuit forming part of the reception PLL circuit or for measuring the oscillating frequency of the oscillator circuit for the intermediate frequency.
摘要翻译：通信半导体集成电路具有形成在单个半导体芯片上的传输PLL电路的一部分的振荡器电路以及形成接收PLL电路的一部分的振荡器电路和用于中频的振荡器电路。形成传输PLL电路的一部分的振荡器电路被配置为可在多个频带中操作。用于测量形成传输PLL电路的一部分的振荡电路的振荡频率的电路也用于测量形成接收PLL电路的一部分的振荡器电路的振荡频率或用于测量中间件的振荡器电路的振荡频率频率。

5. 发明申请

US20080012650A1 Semiconductor integrated circuit with PLL circuit 审中-公开
公开(公告)号：US20080012650A1
公开(公告)日：2008-01-17
申请号：US11896665
申请日：2007-09-05
申请人： Jiro Shinbo , Satoshi Arayashiki , Hirotaka Oosawa , Toshiya Uozumi , Satoru Yamamoto
发明人： Jiro Shinbo , Satoshi Arayashiki , Hirotaka Oosawa , Toshiya Uozumi , Satoru Yamamoto
IPC分类号： H03L7/00
CPC分类号： H03L7/0898 , H03L7/093 , H04B1/0082
摘要： In a PLL circuit including an oscillator, a phase comparator, a charge pump circuit, and a loop filter, without providing a plurality of capacitative elements, that is, without increasing the occupied area so much, the characteristics of the PLL circuit can be adjusted according to manufacture variations in a resistive element and a capacitative element, and a loop filter can be formed on a chip. A resistive element and a capacitative element of a loop filter are formed on a semiconductor chip. As the resistive element, a plurality of elements having different resistance values are provided and switched by a switch, thereby enabling the resistance value to be adjusted. Current in a charge pump circuit is also made adjustable, and the current of the charge pump circuit is adjusted according to switching among the resistance values of the resistive elements.

6. 发明申请

US20070111675A1 Communication semiconductor integrated circuit device 有权
标题翻译：通信半导体集成电路器件
公开(公告)号：US20070111675A1
公开(公告)日：2007-05-17
申请号：US11651993
申请日：2007-01-11
申请人： Satoshi Arayashiki , Hirotaka Oosawa , Noriyuki Kurakami , Akira Okasaka , Yasuyuki Kimura , Toshiya Uozumi , Hirokazu Miyagawa , Satoshi Tanaka
发明人： Satoshi Arayashiki , Hirotaka Oosawa , Noriyuki Kurakami , Akira Okasaka , Yasuyuki Kimura , Toshiya Uozumi , Hirokazu Miyagawa , Satoshi Tanaka
IPC分类号： H04B1/40 , H04B1/44
CPC分类号： H04B1/403 , H03B5/1215 , H03B5/1228 , H03B5/1243 , H03B5/1253 , H03L7/0898 , H03L7/099 , H03L7/16
摘要： The invention provides a communication semiconductor integrated circuit (RF IC) that, when a transmission oscillator is incorporated into a semiconductor chip, secures the oscillation operation over a wide frequency range, prevents a deterioration of a transmission spectrum, and thereby enhances the accuracy of an oscillation frequency. The integrated circuit corrects a dispersion of the KV characteristic of the transmission oscillator by calibrating a current Icp of the charge pump inside the phase control loop. More in concrete, the integrated circuit measures a KV value Kv of the transmission oscillator, and calibrates the current Icp of the charge pump so that Kv·Icp falls into a predetermined value.
摘要翻译：本发明提供了一种通信半导体集成电路（RF IC），其将传输振荡器并入半导体芯片中时，在宽的频率范围内确保振荡操作，防止透射光谱的劣化，从而提高振荡频率。集成电路通过校准相位控制环路内的电荷泵的电流Icp来校正发送振荡器的KV特性的色散。更具体地，集成电路测量发送振荡器的KV值Kv，并且校准电荷泵的电流Icp，使得Kv.Icp落入预定值。

7. 发明授权

US07020444B2 High frequency semiconductor integrated circuit and radio communication system 失效
标题翻译：高频半导体集成电路和无线电通信系统
公开(公告)号：US07020444B2
公开(公告)日：2006-03-28
申请号：US10372922
申请日：2003-02-26
申请人： Jiro Shinbo , Hirotaka Oosawa , Noriyuki Kurakami , Masumi Kasahara , Robert Astle Henshaw
发明人： Jiro Shinbo , Hirotaka Oosawa , Noriyuki Kurakami , Masumi Kasahara , Robert Astle Henshaw
IPC分类号： H04B1/40
CPC分类号： H03L7/10 , H03B5/1215 , H03B5/1228 , H03B5/1243 , H03B5/1265 , H03B2201/025 , H03D3/008 , H03J1/005 , H03J2200/10 , H03L7/0891 , H03L7/099 , H03L7/193
摘要： A communication semiconductor integrated circuit has an oscillator circuit forming part of a transmission PLL circuit fabricated on a single semiconductor chip together with an oscillator circuit forming part of a reception PLL circuit and an oscillator circuit for an intermediate frequency. The oscillator circuit for the transmission PLL circuit is configured to be operable in a plurality of bands. The communication semiconductor integrated circuit also comprises a circuit for measuring the oscillating frequency of the oscillator circuit for the transmission PLL circuit, and a storage circuit for storing the result of measurement made by the measuring circuit. A band to be used by the oscillator circuit for the transmission PLL circuit is determined based on values for setting the oscillating frequencies of the oscillator circuit forming part of the reception PLL circuit and the intermediate frequency oscillator circuit, and the result of measurement stored in the storage circuit.
摘要翻译：通信半导体集成电路具有形成在单个半导体芯片上的传输PLL电路的一部分的振荡器电路以及形成接收PLL电路的一部分的振荡器电路和用于中频的振荡器电路。用于传输PLL电路的振荡器电路被配置为可在多个频带中操作。通信半导体集成电路还包括用于测量用于传输PLL电路的振荡器电路的振荡频率的电路和用于存储由测量电路进行的测量结果的存储电路。用于传输PLL电路的振荡电路使用的频带基于用于设置构成接收PLL电路和中频振荡器电路的一部分的振荡电路的振荡频率的值和存储在传输PLL电路中的测量结果的值来确定存储电路。

8. 发明申请

US20050239499A1 Communication semiconductor integrated circuit and radio communication system 有权
公开(公告)号：US20050239499A1
公开(公告)日：2005-10-27
申请号：US11122062
申请日：2005-05-05
申请人： Hirotaka Oosawa , Jiro Shinbo , Noriyuki Kurakami , Masumi Kasahara , Robert Henshaw
发明人： Hirotaka Oosawa , Jiro Shinbo , Noriyuki Kurakami , Masumi Kasahara , Robert Henshaw
IPC分类号： H03L7/08 , H03D3/00 , H03J1/00 , H03J7/06 , H03L7/089 , H03L7/10 , H03L7/18 , H03L7/187 , H03L7/193 , H04B1/40 , H03L7/00 , H04B1/28 , H04M1/00
CPC分类号： H03D3/008 , H03J1/005 , H03J7/06 , H03L7/0891 , H03L7/10 , H03L7/193
摘要： A communication semiconductor integrated circuit has an oscillator circuit forming part of a transmission PLL circuit fabricated on a single semiconductor chip together with an oscillator circuit forming part of a reception PLL circuit and an oscillator circuit for an intermediate frequency. The oscillator circuit forming part of the transmission PLL circuit is configured to be operable in a plurality of bands. A circuit for measuring the oscillating frequency of the oscillator circuit forming part of the transmission PLL circuit is also used for measuring the oscillating frequency of the oscillator circuit forming part of the reception PLL circuit or for measuring the oscillating frequency of the oscillator circuit for the intermediate frequency.

9. 发明授权

US07269402B2 PLL circuit having a multi-band oscillator and compensating oscillation frequency 有权
公开(公告)号：US07269402B2
公开(公告)日：2007-09-11
申请号：US11491972
申请日：2006-07-25
申请人： Toshiya Uozumi , Satoshi Tanaka , Masumi Kasahara , Hirotaka Oosawa , Yasuyuki Kimura , Robert Astle Henshaw
发明人： Toshiya Uozumi , Satoshi Tanaka , Masumi Kasahara , Hirotaka Oosawa , Yasuyuki Kimura , Robert Astle Henshaw
IPC分类号： H04B1/06
CPC分类号： H03L1/02 , H03L7/087 , H03L7/099 , H03L7/183 , H03L7/187
摘要： A semiconductor integrated circuit device for communication is provided with a PLL circuit or the like formed therein, the PLL circuit which is capable of realizing the compensation of fluctuation due to temperature change, the inhibition of increase in the chip area and the ensurement of the performance margin, and which controls a VCO having multiple oscillation frequency bands. In the case where automatic calibration is performed by switching a switch to a side of a DC voltage source in the PLL circuit using a VCO having multiple oscillation bands, a tuning voltage (Vtune) of an RFVCO is fixed to a voltage value of a DC voltage source. However, since a temperature characteristic of canceling a VCO oscillation frequency is given to the DC voltage source, it is possible to minimize the influence on the band selection when a calibration table comes to no optimum one.

10. 发明申请

US20070010225A1 Communication semiconductor integrated circuit device and wireless communication system 失效
公开(公告)号：US20070010225A1
公开(公告)日：2007-01-11
申请号：US11519061
申请日：2006-09-12
申请人： Hirotaka Oosawa , Masumi Kasahara , Noriyuki Kurakami , Toshiya Uozumi
发明人： Hirotaka Oosawa , Masumi Kasahara , Noriyuki Kurakami , Toshiya Uozumi
IPC分类号： H04B1/40 , H04B1/06
CPC分类号： H03L7/10 , H03L7/0891 , H03L7/193
摘要： The invention provides a communication semiconductor integrated circuit device (RF IC) capable of pulling in the frequency of a PLL circuit to a desired set frequency at high speed even in the case where a frequency settable range of the PLL circuit is wide without providing a current source other than a current source for charging and discharging in an normal operation. An oscillator as a component of a PLL circuit is constructed so as to be operative in a plurality of bands. In a state where a control voltage of the oscillator is fixed to a predetermined value, an oscillation frequency of the oscillator is measured in each of bands and stored in a storing circuit. A set value for designating a band supplied at the time of PLL operation is compared with the stored measured frequency value. From a result of comparison, a band to be actually used in the oscillator is determined, and a frequency difference between the maximum frequency of the selected band and the set frequency is obtained. Further, a control voltage closest to the set frequency is determined on the basis of the frequency difference and the frequency variable range of the selected band and the control voltage is applied to the oscillator to start oscillating operation. After that, a PLL loop is closed and locked.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式