专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100308864A1 FLIP-FLOP CIRCUIT HAVING SCAN FUNCTION 有权
标题翻译：具有扫描功能的FLIP-FLOP电路
公开(公告)号：US20100308864A1
公开(公告)日：2010-12-09
申请号：US12795916
申请日：2010-06-08
申请人： Hyoung Wook LEE , Min-Su Kim
发明人： Hyoung Wook LEE , Min-Su Kim
IPC分类号： H03K19/173 , H03K3/356
CPC分类号： H03K3/356191 , G01R31/318541
摘要： A flip-flop circuit having a scan function includes an internal clock generator to receive a clock signal, a scan enable signal, and a first input signal, and to output an internal timing signal based on each of the clock signal, the scan enable signal, and the first input signal. The circuit includes a dynamic input unit to receive a second input signal, the scan enable signal, a first timing signal, and the internal timing signal, and to output a first output signal. The circuit also includes a static output unit to receive the first timing signal and the first output signal and to output a static output signal, and the dynamic input unit outputs the first output signal corresponding to one of the first input signal and the second input signal, respectively, based on a status of the scan enable signal.
摘要翻译：具有扫描功能的触发器电路包括内部时钟发生器，用于接收时钟信号，扫描使能信号和第一输入信号，并且基于每个时钟信号输出内部定时信号，扫描使能信号和第一输入信号。该电路包括用于接收第二输入信号，扫描使能信号，第一定时信号和内部定时信号的动态输入单元，并输出第一输出信号。该电路还包括静态输出单元，用于接收第一定时信号和第一输出信号并输出静态输出信号，动态输入单元输出对应于第一输入信号和第二输入信号之一的第一输出信号，分别基于扫描使能信号的状态。

2. 发明申请

US20110231723A1 FLIP-FLOP CIRCUIT AND SCAN FLIP-FLOP CIRCUIT 有权
标题翻译： FLIP-FLOP电路和扫描FLIP-FLOP电路
公开(公告)号：US20110231723A1
公开(公告)日：2011-09-22
申请号：US13049427
申请日：2011-03-16
申请人： Hyoung-Wook LEE , Min-Su Kim , Chung-Hee Kim , Jin-Soo Park
发明人： Hyoung-Wook LEE , Min-Su Kim , Chung-Hee Kim , Jin-Soo Park
IPC分类号： G01R31/3177 , G06F11/25
CPC分类号： G06F11/24
摘要： A scan flip-flop circuit includes a pulse generator, a dynamic input unit and a latch output unit. The pulse generator generates a pulse signal which is enabled in synchronization with a rising edge of a clock signal in a normal mode, and is selectively enabled in synchronization with the rising edge of the clock signal in response to a logic level of a scan input signal in a scan mode. The dynamic input unit precharges a first node to a power supply voltage in a first phase of the clock signal, selectively discharges the first node in the normal mode, and discharges the first node in the scan mode. The latch output unit latches an internal signal provided from the first node to provide an output data, and determines whether the output data is toggled based on the clock signal and a previous state of the output data.
摘要翻译：扫描触发电路包括脉冲发生器，动态输入单元和锁存器输出单元。脉冲发生器产生脉冲信号，其在正常模式下与时钟信号的上升沿同步使能，并且响应于扫描输入信号的逻辑电平而与时钟信号的上升沿同步地选择性地使能处于扫描模式。动态输入单元在时钟信号的第一阶段中将第一节点预充电到电源电压，以正常模式选择性地放电第一节点，并以扫描模式放电第一节点。闩锁输出单元锁存从第一节点提供的内部信号以提供输出数据，并且基于时钟信号和输出数据的先前状态来确定输出数据是否被切换。

3. 发明授权

US07994823B2 Flip-flop circuit having scan function 有权
标题翻译：具有扫描功能的触发电路
公开(公告)号：US07994823B2
公开(公告)日：2011-08-09
申请号：US12795916
申请日：2010-06-08
申请人： Hyoung Wook Lee , Min-Su Kim
发明人： Hyoung Wook Lee , Min-Su Kim
IPC分类号： H03K19/096
CPC分类号： H03K3/356191 , G01R31/318541
摘要： A flip-flop circuit having a scan function includes an internal clock generator to receive a clock signal, a scan enable signal, and a first input signal, and to output an internal timing signal based on each of the clock signal, the scan enable signal, and the first input signal. The circuit includes a dynamic input unit to receive a second input signal, the scan enable signal, a first timing signal, and the internal timing signal, and to output a first output signal. The circuit also includes a static output unit to receive the first timing signal and the first output signal and to output a static output signal, and the dynamic input unit outputs the first output signal corresponding to one of the first input signal and the second input signal, respectively, based on a status of the scan enable signal.
摘要翻译：具有扫描功能的触发器电路包括内部时钟发生器，用于接收时钟信号，扫描使能信号和第一输入信号，并且基于每个时钟信号输出内部定时信号，扫描使能信号和第一输入信号。该电路包括用于接收第二输入信号，扫描使能信号，第一定时信号和内部定时信号的动态输入单元，并输出第一输出信号。该电路还包括静态输出单元，用于接收第一定时信号和第一输出信号并输出静态输出信号，动态输入单元输出对应于第一输入信号和第二输入信号之一的第一输出信号，分别基于扫描使能信号的状态。

4. 发明授权

US08656238B2 Flip-flop circuit and scan flip-flop circuit 有权
标题翻译：触发电路和扫描触发器电路
公开(公告)号：US08656238B2
公开(公告)日：2014-02-18
申请号：US13049427
申请日：2011-03-16
申请人： Hyoung-Wook Lee , Min-Su Kim , Chung-Hee Kim , Jin-Soo Park
发明人： Hyoung-Wook Lee , Min-Su Kim , Chung-Hee Kim , Jin-Soo Park
IPC分类号： G01R31/28
CPC分类号： G06F11/24
摘要： A scan flip-flop circuit includes a pulse generator, a dynamic input unit and a latch output unit. The pulse generator generates a pulse signal which is enabled in synchronization with a rising edge of a clock signal in a normal mode, and is selectively enabled in synchronization with the rising edge of the clock signal in response to a logic level of a scan input signal in a scan mode. The dynamic input unit precharges a first node to a power supply voltage in a first phase of the clock signal, selectively discharges the first node in the normal mode, and discharges the first node in the scan mode. The latch output unit latches an internal signal provided from the first node to provide an output data, and determines whether the output data is toggled based on the clock signal and a previous state of the output data.
摘要翻译：扫描触发电路包括脉冲发生器，动态输入单元和锁存器输出单元。脉冲发生器产生脉冲信号，其在正常模式下与时钟信号的上升沿同步使能，并且响应于扫描输入信号的逻辑电平而与时钟信号的上升沿同步地选择性地使能处于扫描模式。动态输入单元在时钟信号的第一阶段中将第一节点预充电到电源电压，以正常模式选择性地放电第一节点，并以扫描模式放电第一节点。闩锁输出单元锁存从第一节点提供的内部信号以提供输出数据，并且基于时钟信号和输出数据的先前状态来确定输出数据是否被切换。

5. 发明申请

US20100315144A1 Flip-Flop Circuits and System Including the Same 有权
标题翻译：触发电路和包括它的系统
公开(公告)号：US20100315144A1
公开(公告)日：2010-12-16
申请号：US12797852
申请日：2010-06-10
申请人： Hyoung-Wook Lee , Min-Su Kim
发明人： Hyoung-Wook Lee , Min-Su Kim
IPC分类号： H03K3/356 , H03K3/00
CPC分类号： H03K3/356191
摘要： Flip-flop circuits including a dynamic input unit and a control clock generator are provided. The dynamic input unit precharges an evaluation node to a power supply voltage in a first phase of a clock signal, selectively discharges the evaluation node based on input data in a second phase of the clock signal, and compensates for voltage drop of the evaluation node in response to a first control clock signal. The control clock generator generates the first control clock signal and a second control clock signal based on at least the clock signal.
摘要翻译：提供了包括动态输入单元和控制时钟发生器的触发电路。动态输入单元在时钟信号的第一阶段中将评估节点预充电到电源电压，基于时钟信号的第二相位中的输入数据选择性地放电评估节点，并且补偿评估节点的电压降响应于第一控制时钟信号。控制时钟发生器至少基于时钟信号产生第一控制时钟信号和第二控制时钟信号。

6. 发明授权

US08344780B2 Flip-flop circuits and system including the same 有权
标题翻译：触发电路和系统包括相同的
公开(公告)号：US08344780B2
公开(公告)日：2013-01-01
申请号：US12797852
申请日：2010-06-10
申请人： Hyoung-Wook Lee , Min-Su Kim
发明人： Hyoung-Wook Lee , Min-Su Kim
IPC分类号： H03K3/00
CPC分类号： H03K3/356191
摘要： Flip-flop circuits including a dynamic input unit and a control clock generator are provided. The dynamic input unit precharges an evaluation node to a power supply voltage in a first phase of a clock signal, selectively discharges the evaluation node based on input data in a second phase of the clock signal, and compensates for voltage drop of the evaluation node in response to a first control clock signal. The control clock generator generates the first control clock signal and a second control clock signal based on at least the clock signal.
摘要翻译：提供了包括动态输入单元和控制时钟发生器的触发电路。动态输入单元在时钟信号的第一阶段中将评估节点预充电到电源电压，基于时钟信号的第二相位中的输入数据选择性地放电评估节点，并且补偿评估节点的电压降响应于第一控制时钟信号。控制时钟发生器至少基于时钟信号产生第一控制时钟信号和第二控制时钟信号。

7. 发明授权

US09837992B2 Semiconductor device 有权
公开(公告)号：US09837992B2
公开(公告)日：2017-12-05
申请号：US15077438
申请日：2016-03-22
申请人： Hyun-Chul Hwang , Min-Su Kim
发明人： Hyun-Chul Hwang , Min-Su Kim
IPC分类号： H03K3/289 , H03K3/012 , H03K3/356
CPC分类号： H03K3/012 , H03K3/356191
摘要： A semiconductor circuit includes a first circuit determining a voltage of a first node in response to the clock signal and the input data signal, a first latch determining a voltage of a second node in response to the clock signal and the voltage of the first node, and a second circuit determining a voltage of a third node in response to the clock signal and the voltage of the second node. The output data signal is provided in response to the voltage of the third node, the clock signal controls a flip-flop operation with respect to the input data signal and the output data signal, and respective voltages are maintained constant at the first node, second node and third node regardless of level transitions in the clock signal so long as a level of the input data signal is maintained constant.

8. 发明授权

US09450584B2 Semiconductor device 有权
标题翻译：半导体器件
公开(公告)号：US09450584B2
公开(公告)日：2016-09-20
申请号：US14870351
申请日：2015-09-30
申请人： Min-Su Kim
发明人： Min-Su Kim
IPC分类号： H03K19/0175 , H03K19/0185 , H03K19/20 , H03K3/356
CPC分类号： H03K19/018507 , H03K3/012 , H03K3/356 , H03K3/356173 , H03K19/0016 , H03K19/20
摘要： A semiconductor device includes a first circuit applying an enable signal having a first logic level and a clock signal having the first logic level, supplying a first voltage to a first node and converting a voltage level of the first node into a second logic level different from the first logic level, and a second circuit applying an enable signal having the second logic level and a clock signal having the first logic level, supplying a second voltage to a second node different from the first node and converting a voltage level of the second node into the second logic level. The second circuit includes an operation circuit performing a NAND operation on the logic level of the enable signal and the voltage level of the second node, and a switch turned on in response to an output of the operation circuit and supplying the second voltage to the second node.
摘要翻译：半导体器件包括施加具有第一逻辑电平的使能信号和具有第一逻辑电平的时钟信号的第一电路，向第一节点提供第一电压并将第一节点的电压电平转换成不同于第一逻辑电平的第二逻辑电平第一逻辑电平，以及施加具有第二逻辑电平的使能信号和具有第一逻辑电平的时钟信号的第二电路，向不同于第一节点的第二节点提供第二电压，并且转换第二节点的电压电平进入第二个逻辑水平。第二电路包括对使能信号的逻辑电平和第二节点的电压电平执行NAND运算的运算电路，以及响应于运算电路的输出而导通的开关，并将第二电压提供给第二电路节点。

9. 发明授权

US08755008B2 Polarizer and liquid crystal display using the same 有权
标题翻译：偏光镜和液晶显示器使用相同
公开(公告)号：US08755008B2
公开(公告)日：2014-06-17
申请号：US13431702
申请日：2012-03-27
申请人： Jae-Hong Park , Jong-Sung Park , Min-Su Kim , Sung-Hyun Kim
发明人： Jae-Hong Park , Jong-Sung Park , Min-Su Kim , Sung-Hyun Kim
IPC分类号： G02F1/1335
CPC分类号： G02B5/3033 , G02B1/105 , G02B1/11 , G02B1/14 , G02B1/16 , G02F1/133528 , G02F1/13452
摘要： Disclosed is a liquid crystal display and a polarizing plate used in the same. The liquid crystal display includes a liquid crystal cell and a first polarizing plate and a second polarizing plate respectively provided on each side of the liquid crystal cell. The first polarizing plate and the second polarizing plate each includes a polyvinyl alcohol polarizing film and protective films provided on both sides of the polyvinyl alcohol polarizing film, the protective films that are provided on surfaces opposite to the liquid crystal cell the first polarizing plate and the second polarizing plate each has the vapor transmissivity of 100 g/m Day or less, and the protective films that are provided on surfaces abutting the liquid crystal cell of the first polarizing plate and the second polarizing plate each has the vapor transmissivity of more than 1,500 g/m Day. When the protective films that are provided on surfaces opposite to the liquid crystal cell of the first polarizing plate and the second polarizing plate each has a UV absorption ability, the protective films that are provided on surfaces abutting the liquid crystal cell of the first polarizing plate and the second polarizing plate each has the vapor transmissivity of more than 200 g/m Day.
摘要翻译：公开了一种液晶显示器和偏光板。液晶显示器包括分别设置在液晶单元的每一侧的液晶单元和第一偏振板和第二偏振板。第一偏振板和第二偏振板各自包括聚乙烯醇偏振片和设置在聚乙烯醇偏振片两侧的保护膜，保护膜设置在与液晶单元相反的表面上，第一偏振片和第二偏光板的蒸气透过率为100g / m以下，并且设置在与第一偏振片和第二偏光板的液晶单元抵接的面上的保护膜的蒸气透过率为1500以上 g / m天。当设置在与第一偏振片和第二偏振片的液晶单元相对的表面上的保护膜各自具有UV吸收能力时，设置在与第一偏振板的液晶单元相邻的表面上的保护膜并且第二偏振板各自具有大于200g / m 2日的蒸汽透过率。

10. 发明申请

US20120099251A1 DISPLAY DEVICE 有权
标题翻译：显示设备
公开(公告)号：US20120099251A1
公开(公告)日：2012-04-26
申请号：US13043375
申请日：2011-03-08
申请人： Kyu-Hyeong Cheon , Dai-Han Cho , Chan-Kyoung Moon , Hyun-Hee Lee , Min-Su Kim , Hyun-Chuel Kim , Ji-Young Wang , Chan-Hee Wang , Tae-Hyeok Kang , Dong-Su Yee , Kyu-Seob Han
发明人： Kyu-Hyeong Cheon , Dai-Han Cho , Chan-Kyoung Moon , Hyun-Hee Lee , Min-Su Kim , Hyun-Chuel Kim , Ji-Young Wang , Chan-Hee Wang , Tae-Hyeok Kang , Dong-Su Yee , Kyu-Seob Han
IPC分类号： H05K7/14
CPC分类号： G02F1/133308 , B29C45/14 , B29C45/14336 , G02F1/133 , G02F2001/133314 , G02F2001/133317
摘要： A display device is disclosed. In one embodiment, the device includes a display panel displaying an image and an integrated receiving member supporting the display panel. The integrated receiving member includes a press molding portion including a bottom portion and a side wall portion bent and extended from the bottom portion and having a through-hole formed therein and an injection molding portion including a frame portion integrally attached to at least one side of the press molding portion, facing the display panel and a flange portion extended from the frame portion and protruding through the through-hole. The flange portion of the injection molding portion is wholly or partially separated from the side wall portion of the press molding portion within the through-hole.
摘要翻译：公开了一种显示装置。在一个实施例中，该装置包括显示图像的显示面板和支撑显示面板的集成接收构件。集成接收构件包括：压模成型部，包括底部和从底部弯曲并延伸并具有形成在其中的通孔的侧壁部，以及注射成型部，其包括框架部，整体地附接到至少一侧所述压制成形部分面向所述显示面板以及从所述框架部分延伸并突出穿过所述通孔的凸缘部分。注射成型部分的凸缘部分在通孔内与加压成型部分的侧壁部分完全或部分分离。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式