专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07821003B2 Thin-film transistor substrate and display device having the same 有权
标题翻译：薄膜晶体管基板及其显示装置
公开(公告)号：US07821003B2
公开(公告)日：2010-10-26
申请号：US12393970
申请日：2009-02-26
申请人： Hye-Seok Na , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Soon-Il Ahn , Ji-Hyun Kwon
发明人： Hye-Seok Na , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Soon-Il Ahn , Ji-Hyun Kwon
IPC分类号： H01L29/04
CPC分类号： G02F1/13439 , G02F1/133707 , G02F1/13624 , G02F2001/134345 , G02F2001/13606 , H01L27/124
摘要： Provided are a thin-film transistor (TFT) substrate and a display device having the same. In the TFT substrate and the display device having the same, first and second drain electrodes of first and second TFTs connected to first and second pixel electrodes, respectively, are vertically bent a plurality of times. The distance between each of the first and second source electrodes and the first or second drain electrode is maintained at a minimum interline gap to increase the distance between a data line and each of the first and second drain electrodes and minimize the length of a region of each of the first and second drain electrodes adjacent to the data line. Consequently, a coupling capacitance between the data line and each of the first and second drain electrodes can be reduced, and each unit pixel region can have a uniform parasite capacitance within a predetermined range. In addition, the luminance deviation of a display device, which performs inversion driving, can be reduced.
摘要翻译：提供一种薄膜晶体管（TFT）基板和具有该基板的显示装置。在TFT基板和具有该TFT基板的显示装置中，分别连接到第一和第二像素电极的第一和第二TFT的第一和第二漏极垂直弯曲多次。第一和第二源电极和第一或第二漏电极之间的距离保持在最小间隙间隙，以增加数据线与第一和第二漏极电极中的每一个之间的距离，并且使区域的长度最小化第一和第二漏电极中的每一个与数据线相邻。因此，可以减少数据线与第一和第二漏电极中的每一个之间的耦合电容，并且每个单位像素区域可以在预定范围内具有均匀的寄生电容。此外，可以减少执行反转驱动的显示装置的亮度偏差。

2. 发明申请

US20090189839A1 LIQUID CRYSTAL DISPLAY 审中-公开
标题翻译：液晶显示器
公开(公告)号：US20090189839A1
公开(公告)日：2009-07-30
申请号：US12326471
申请日：2008-12-02
申请人： GWANG BUM KO , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Soon-Il Ahn , Ji-Hyun Kwon , Hye-Seok Na
发明人： GWANG BUM KO , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Soon-Il Ahn , Ji-Hyun Kwon , Hye-Seok Na
IPC分类号： G09G3/36
CPC分类号： G09G3/3648 , G09G2300/0408 , G09G2300/0426 , G09G2320/0223
摘要： A liquid crystal display including a liquid crystal display panel having a display area that displays an image in response to a gate signal and a data signal, and a peripheral area including first, second, third and fourth peripheral areas surrounding the display area; a plurality of gate drivers performing a scanning operating in response to a first control signal to output the gate signal, the gate drivers being arranged in the first peripheral area; a plurality of data drivers arranged in the second peripheral area adjacent to a gate driver that last performs the scanning operating among the gate drivers; and a signal transmission line connected to a gate driver that first performs the scanning operation among the gate drivers, and routed through the third and fourth peripheral areas opposite to the first and second peripheral areas, respectively, to provide the first control signal to the gate drivers.
摘要翻译：一种液晶显示器，包括具有响应于门信号和数据信号显示图像的显示区域的液晶显示面板，以及包括围绕显示区域的第一，第二，第三和第四周边区域的周边区域; 多个栅极驱动器响应于第一控制信号执行扫描操作以输出所述栅极信号，所述栅极驱动器布置在所述第一周边区域中; 布置在与栅极驱动器相邻的第二外围区域中的多个数据驱动器，其最后在栅极驱动器之间执行扫描操作; 以及连接到栅极驱动器的信号传输线，所述栅极驱动器首先在栅极驱动器之间执行扫描操作，并且分别通过与第一和第二外围区域相反的第三和第四周边区域布线，以向栅极提供第一控制信号司机。

3. 发明授权

US08355090B2 Liquid crystal display having reduced kickback effect 有权
标题翻译：具有降低回扣效果的液晶显示器
公开(公告)号：US08355090B2
公开(公告)日：2013-01-15
申请号：US12507764
申请日：2009-07-22
申请人： Ji-Hyun Kwon , Hye-Seok Na , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Dong-Yoon Lee , Ju-Hee Lee , Gwang-Bum Ko
发明人： Ji-Hyun Kwon , Hye-Seok Na , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Dong-Yoon Lee , Ju-Hee Lee , Gwang-Bum Ko
IPC分类号： G02F1/1343 , G02F1/136
CPC分类号： G02F1/136286 , G02F1/134363 , G02F2001/134345 , G09G2300/0426 , G09G2300/0439 , G09G2320/0209
摘要： A liquid crystal display (LCD), according to an exemplary embodiment of the present invention, includes a first pixel formed between the first and second gate lines, the first and the second data lines, a first subpixel configured to have applied thereto a first data voltage and a second subpixel configured to have applied thereto a second data voltage lower than the first data voltage, a second pixel formed between the second and third gate lines, the first and second data lines, and having a third subpixel configured to have applied thereto a third data voltage and a fourth subpixel configured to have applied thereto a fourth data voltage lower than the third data voltage. The first subpixel and the third subpixel are connected to a first thin film transistor and a third thin film transistor respectively, the first thin film transistor and the third thin film transistor have source electrodes connected to the first data line and the second data line respectively, and each of the source electrodes has an open portion surrounding a portion of a drain electrode, and wherein an open direction of the source electrode of the first thin film transistor is opposite to an open direction of the source electrode of the third thin film transistor.
摘要翻译：根据本发明的示例性实施例的液晶显示器（LCD）包括形成在第一和第二栅极线之间的第一像素，第一和第二数据线，第一子像素，其被配置为向其施加第一数据电压和第二子像素，其被配置为向其施加低于第一数据电压的第二数据电压;第二像素，形成在第二和第三栅极线之间，第一和第二数据线，并且具有被配置为施加到其的第三子像素第三数据电压和第四子像素，被配置为向其施加低于第三数据电压的第四数据电压。第一子像素和第三子像素分别连接到第一薄膜晶体管和第三薄膜晶体管，第一薄膜晶体管和第三薄膜晶体管分别具有连接到第一数据线和第二数据线的源电极，并且每个源极电极具有围绕漏电极的一部分的开口部分，并且其中第一薄膜晶体管的源极电极的开放方向与第三薄膜晶体管的源电极的开路方向相反。

4. 发明授权

US08102495B2 Display substrate and display panel having the same 有权
标题翻译：显示基板和显示面板
公开(公告)号：US08102495B2
公开(公告)日：2012-01-24
申请号：US12418873
申请日：2009-04-06
申请人： Hye-Seok Na , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Ji-Hyun Kwon
发明人： Hye-Seok Na , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Ji-Hyun Kwon
IPC分类号： G02F1/1343
CPC分类号： G02F1/133707
摘要： A first slit pattern is formed in a display substrate and a display panel of vertical alignment mode having the display substrate. The first slit pattern includes slits, a pair of projections and a pair of notches. A divergence point where the slits meet each other and an incision portion of the slits have the same function as the pair of projections in the generation of a singular point of liquid crystal. A contact hole exposing a part of an output electrode of a switching element is formed at a protective layer of an array substrate. A step recess is formed at a protective layer corresponding to a storage electrode, a divergence point of the slits is arranged to correspond to the storage electrode. The singular point of the liquid crystal is induced to occur at a regular position, and thus afterimages and spots can be prevented.
摘要翻译：在显示基板和具有显示基板的垂直取向模式的显示面板上形成第一狭缝图案。第一狭缝图案包括狭缝，一对突起和一对凹口。狭缝在彼此相遇并且狭缝的切口部分的发散点在产生液晶的奇异点时具有与该对突起相同的功能。在阵列基板的保护层上形成露出开关元件的输出电极的一部分的接触孔。在对应于存储电极的保护层上形成台阶凹槽，狭缝的发散点被布置成对应于存储电极。液晶的奇异点被诱发发生在规则位置，因此可以防止残影和斑点。

5. 发明授权

US08451411B2 Display panel having a domain divider 有权
标题翻译：显示面板具有域分隔
公开(公告)号：US08451411B2
公开(公告)日：2013-05-28
申请号：US13355398
申请日：2012-01-20
申请人： Hye-Seok Na , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Ji-Hyun Kwon
发明人： Hye-Seok Na , Byoung-Sun Na , Won-Hee Lee , Ho-Kyoon Kwon , Ji-Hyun Kwon
IPC分类号： G02F1/1343
CPC分类号： G02F1/133707
摘要： A first slit pattern is formed in a display substrate and a display panel of vertical alignment mode having the display substrate. The first slit pattern includes slits, a pair of projections and a pair of notches. A divergence point where the slits meet each other and an incision portion of the slits have the same function as the pair of projections in the generation of a singular point of liquid crystal. A contact hole exposing a part of an output electrode of a switching element is formed at a protective layer of an array substrate. A step recess is formed at a protective layer corresponding to a storage electrode, a divergence point of the slits is arranged to correspond to the storage electrode. The singular point of the liquid crystal is induced to occur at a regular position, and thus afterimages and spots can be prevented.
摘要翻译：在显示基板和具有显示基板的垂直取向模式的显示面板上形成第一狭缝图案。第一狭缝图案包括狭缝，一对突起和一对凹口。狭缝在彼此相遇并且狭缝的切口部分的发散点在产生液晶的奇异点时具有与该对突起相同的功能。在阵列基板的保护层上形成露出开关元件的输出电极的一部分的接触孔。在对应于存储电极的保护层上形成台阶凹槽，狭缝的发散点被布置成对应于存储电极。液晶的奇异点被诱发发生在规则位置，因此可以防止残影和斑点。

6. 发明授权

US08456409B2 Gate drive circuit and display apparatus having the same 有权
标题翻译：栅极驱动电路和具有该栅极驱动电路的显示装置
公开(公告)号：US08456409B2
公开(公告)日：2013-06-04
申请号：US12533821
申请日：2009-07-31
申请人： Gwang-Bum Ko , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Ju-Hee Lee , Ji-Hyun Kwon
发明人： Gwang-Bum Ko , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Ju-Hee Lee , Ji-Hyun Kwon
IPC分类号： G09G3/36
CPC分类号： G09G3/3677 , G09G2300/0408 , G09G2300/0417 , G09G2300/0426 , G09G2310/0224 , G09G2310/0286 , G09G2310/08 , G09G2320/0223 , G09G2320/0247 , G09G2330/06
摘要： Gate drive circuit includes a plurality of stages connected one after another to each other. An m-th stage includes a pull-up section outputting a first clock signal as a gate signal of the m-th stage to an output terminal, a pull-down section applying a low voltage to the output terminal, a carry section outputting the first clock signal as a carry signal of the m-th stage in response to the high voltage of the first node signal, a first carry holding section maintaining the carry signal of the m-th stage at the low voltage in response to the high voltage of the first clock signal and a second carry holding section maintaining the carry signal of the m-th stage at the low voltage in response to a high voltage of the second clock signal.
摘要翻译：栅极驱动电路包括彼此相继连接的多个级。第m级包括将作为第m级的门信号的第一时钟信号输出到输出端的上拉部分，向输出端子施加低电压的下拉部分，输出第一时钟信号作为响应于第一节点信号的高电压的第m级的进位信号，第一进位保持部分响应于高电压而将第m级的进位信号保持在低电压以及第二进位保持部，其响应于所述第二时钟信号的高电压而将所述第m级的进位信号保持在所述低电压。

7. 发明申请

US20100201668A1 Gate Drive Circuit and Display Apparatus Having the Same 有权
标题翻译：栅极驱动电路和显示装置具有相同的功能
公开(公告)号：US20100201668A1
公开(公告)日：2010-08-12
申请号：US12533821
申请日：2009-07-31
申请人： Gwang-Bum Ko , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Ju-Hee Lee , Ji-Hyun Kwon
发明人： Gwang-Bum Ko , Won-Hee Lee , Ho-Kyoon Kwon , Byoung-Sun Na , Ju-Hee Lee , Ji-Hyun Kwon
IPC分类号： G09G5/00 , G09G3/20
CPC分类号： G09G3/3677 , G09G2300/0408 , G09G2300/0417 , G09G2300/0426 , G09G2310/0224 , G09G2310/0286 , G09G2310/08 , G09G2320/0223 , G09G2320/0247 , G09G2330/06
摘要： Gate drive circuit includes a plurality of stages connected one after another to each other. An m-th stage includes a pull-up section outputting a first clock signal as a gate signal of the m-th stage to an output terminal, a pull-down section applying a low voltage to the output terminal, a carry section outputting the first clock signal as a carry signal of the m-th stage in response to the high voltage of the first node signal, a first carry holding section maintaining the carry signal of the m-th stage at the low voltage in response to the high voltage of the first clock signal and a second carry holding section maintaining the carry signal of the m-th stage at the low voltage in response to a high voltage of the second clock signal.
摘要翻译：栅极驱动电路包括彼此相继连接的多个级。第m级包括将作为第m级的门信号的第一时钟信号输出到输出端的上拉部分，向输出端子施加低电压的下拉部分，输出第一时钟信号作为响应于第一节点信号的高电压的第m级的进位信号，第一进位保持部分响应于高电压而将第m级的进位信号保持在低电压以及第二进位保持部，其响应于所述第二时钟信号的高电压而将所述第m级的进位信号保持在所述低电压。

8. 发明申请

US20100207846A1 THIN-FILM TRANSISTOR PANEL 审中-公开
标题翻译：薄膜晶体管面板
公开(公告)号：US20100207846A1
公开(公告)日：2010-08-19
申请号：US12607028
申请日：2009-10-27
申请人： Byoung-Sun NA , Ju-Hee Lee , Won-Hee Lee , Ho-Kyoon Kwon
发明人： Byoung-Sun NA , Ju-Hee Lee , Won-Hee Lee , Ho-Kyoon Kwon
IPC分类号： G09G3/20 , H01L27/12
CPC分类号： H01L27/124 , G02F1/133512 , G02F1/13624 , G02F2001/134345 , H01L27/1218 , H01L27/1255 , H01L27/1288 , H01L29/78633 , H01L29/78669 , H01L29/78678
摘要： Embodiments of the present disclosure provide a thin-film transistor (TFT) panel structured to prevent the deterioration of image quality due to the luminance change of backlight. According to an embodiment, the TFT panel includes: an insulating substrate; a first gate line and a first data line which are formed on the insulating substrate to be insulated from each other and cross each other; a first subpixel electrode which is formed on the insulating substrate and connected to the first gate line and the first data line by a first TFT; a second subpixel electrode which is formed on the insulating substrate and separated from the first subpixel electrode; a connecting electrode which is directly connected to any one of the first and second subpixel electrodes and capacitively coupled to the other one of the first and second subpixel electrodes; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.
摘要翻译：本公开的实施例提供了一种薄膜晶体管（TFT）面板，其被构造为防止由于背光的亮度变化引起的图像质量的劣化。根据实施例，TFT面板包括：绝缘基板; 第一栅线和第一数据线，形成在绝缘基板上以彼此绝缘并彼此交叉; 第一子像素电极，其形成在所述绝缘基板上，并且通过第一TFT连接到所述第一栅极线和所述第一数据线; 第二子像素电极，其形成在所述绝缘基板上并与所述第一子像素电极分离; 连接电极，其直接连接到第一和第二子像素电极中的任一个并且电容耦合到第一和第二子像素电极中的另一个; 形成在所述连接电极和所述绝缘基板之间的半导体图案; 并且形成在半导体图案和绝缘基板之间的遮光图案被连接电极重叠，并且阻挡光。

9. 发明授权

US09368084B2 Display apparatus and method thereof 有权
标题翻译：显示装置及其方法
公开(公告)号：US09368084B2
公开(公告)日：2016-06-14
申请号：US12351095
申请日：2009-01-09
申请人： Ji-Hyun Kwon , Ho-Kyoon Kwon , Dong-Hyon Ki , Won-Hee Lee
发明人： Ji-Hyun Kwon , Ho-Kyoon Kwon , Dong-Hyon Ki , Won-Hee Lee
IPC分类号： G09G3/36 , G11C19/18
CPC分类号： G09G3/3674 , G09G2310/0286 , G09G2320/043 , G11C19/184
摘要： In the display apparatus, a gate driver receives at least one clock to sequentially provide gate lines in a display panel with a gate signal in a high state corresponding to a high interval of the clock. The gate driver includes a plurality of amorphous silicon transistors and is formed in the display panel through a thin film process. The clock has a delay time of about 2.0 μs or less. If the delay time of the clock is reduced less than about 2.0 μs, a threshold voltage margin of the transistors increases, so that the gate driver may not malfunction in a high temperature aging process. As a result, the gate driver may be prevented from malfunctioning in the high temperature aging process.
摘要翻译：在显示装置中，栅极驱动器接收至少一个时钟，以在显示面板中依次提供具有对应于时钟的高间隔的高状态的门信号的栅极线。栅极驱动器包括多个非晶硅晶体管，并通过薄膜工艺形成在显示面板中。时钟的延迟时间约为2.0μs或更短。如果时钟的延迟时间减小到小于约2.0μs，则晶体管的阈值电压裕度增加，使得栅极驱动器在高温老化过程中可能不会发生故障。结果，可以防止栅极驱动器在高温老化处理中发生故障。

10. 发明授权

US5969779A Liquid crystal display having a repair line 失效
标题翻译：具有维修线的液晶显示器
公开(公告)号：US5969779A
公开(公告)日：1999-10-19
申请号：US708224
申请日：1996-09-06
申请人： Dong-Gyu Kim , Byoung-Sun Na , Won-Hee Lee
发明人： Dong-Gyu Kim , Byoung-Sun Na , Won-Hee Lee
IPC分类号： G02F1/133 , G02F1/1362 , G02F1/136 , G02F1/1343
CPC分类号： G02F1/136204 , G02F1/136259
摘要： The present invention reduces overall electrostatic capacity by effectively reducing capacitor surface area. In one embodiment, each data line is formed so that it directly intersects or overlaps a repair line that surrounds the LCD screen a single time at an end of the data line corresponding to a data line input pad. The other end of the data line does not intersect with the repair line, but instead uses a conductive layer that overlaps this other end of the data line at one end and the repair line at another end. In another embodiment, a plurality of repair lines that each surround the LCD screen are used. Groups of data lines are associated with one repair line and the widths of the data lines are narrowed if the data line intersects a repair line that it is not associated with. Accordingly, by preventing one end of a data line from intersecting with a repair line, or by reducing the width of data lines which cross a non-associated repair line when a plurality of repair lines are used, the overall electrostatic capacity is reduced.
摘要翻译：本发明通过有效地减小电容器表面积来降低整体静电容量。在一个实施例中，每个数据线被形成为使得其在数据线对应于数据线输入板的数据线的一端直接与包围LCD屏幕的修复线相交或重叠一次。数据线的另一端与修复线不相交，而是使用与其另一端重叠数据线的另一端的导电层和另一端的修复线。在另一个实施例中，使用各自围绕LCD屏幕的多条修复线。数据线组与一条修复线相关联，如果数据线与未关联的修复线相交，则数据线的宽度变窄。因此，通过防止数据线的一端与修复线相交，或者通过减少在使用多条修复线时与非关联修复线交叉的数据线的宽度，则整体静电容量减小。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式