专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07161970B2 Spread spectrum clock generator 有权
标题翻译：扩频时钟发生器
公开(公告)号：US07161970B2
公开(公告)日：2007-01-09
申请号：US10939199
申请日：2004-09-10
申请人： Hong Sair Lim , Junho Cho
发明人： Hong Sair Lim , Junho Cho
IPC分类号： H04B1/69
CPC分类号： H03L7/0805 , H03L7/099 , H04B15/02 , H04B2215/067
摘要： A spread spectrum clock generator comprises a conventional closed-loop VCO and an open-loop VCO where both are coupled to the same point of the PLL. Both VCOs comprise a V-to-I converter followed by a current-controlled oscillator and are identical in design but only the open-loop VCO receives the modulation current to generate the spread spectrum clock signal. The open-loop ICO is part of the spread spectrum generator and in one embodiment of the invention receives feedback current signals representing the modulation method and modulation ratio. This ensures that the modulated clock output tracks the PLL output frequency. In a second embodiment the closed-loop VCO receives from the spread spectrum generator the feedback current signal representing the modulation method (center/down spread) while the open-loop VCO receives the feedback signal representing the modulation ratio.
摘要翻译：扩频时钟发生器包括常规闭环VCO和开环VCO，其中两者都耦合到PLL的相同点。两个VCO都包括一个V-to-I转换器，随后是一个电流控制的振荡器，并且在设计上是相同的，但只有开环VCO接收调制电流以产生扩频时钟信号。开环ICO是扩频发生器的一部分，并且在本发明的一个实施例中，接收表示调制方法和调制比的反馈电流信号。这样可以确保调制时钟输出跟踪PLL输出频率。在第二实施例中，闭环VCO从扩展频谱发生器接收表示调制方法的反馈电流信号（中心/向下扩展），而开环VCO接收到表示调制比的反馈信号。

2. 发明授权

US08723551B2 Integrated circuit with improved level shifter 有权
标题翻译：具有改进电平转换器的集成电路
公开(公告)号：US08723551B2
公开(公告)日：2014-05-13
申请号：US12610750
申请日：2009-11-02
申请人： Junho Cho
发明人： Junho Cho
IPC分类号： H03K19/0175 , G09G5/00
CPC分类号： H03K3/356113 , G09G3/20 , G09G2310/0289 , G09G2330/02
摘要： Level shifting circuitry and corresponding enable signal generating circuitry provides improved leakage current control while eliminating the need for supplying reference voltage input in the enable signal generator. The level shifting circuitry is a type of cascode free level shifting circuit that does not include cascode transistors as in the prior art but instead utilizes cross coupled logic to provide level shifting while also utilizing enable signal controlled transistors to control leakage current through the cross coupled logic during power up sequencing. The level shifting circuitry provides improved leakage current limiting structure for power up sequencing whether a lower level supply voltage ramps up faster than the higher level supply voltage or vice a versa.
摘要翻译：电平移位电路和相应的使能信号发生电路提供改进的漏电流控制，同时消除在使能信号发生器中提供参考电压输入的需要。电平移位电路是一种类型的无共享共栅电平移位电路，其不包括现有技术中的共源共栅晶体管，而是使用交叉耦合逻辑来提供电平移位，同时还利用使能信号控制的晶体管来控制穿过交叉耦合逻辑的漏电流在上电排序期间。电平移位电路提供改进的漏电流限制结构，用于上电排序，较低电平的电源电压是否比上一级电源电压上升更快，反之亦然。

3. 发明申请

US20060056491A1 Spread spectrum clock generator 有权
标题翻译：扩频时钟发生器
公开(公告)号：US20060056491A1
公开(公告)日：2006-03-16
申请号：US10939199
申请日：2004-09-10
申请人： Hong Lim , Junho Cho
发明人： Hong Lim , Junho Cho
IPC分类号： H04B1/69 , H03D3/24
CPC分类号： H03L7/0805 , H03L7/099 , H04B15/02 , H04B2215/067
摘要： A spread spectrum clock generator comprises a conventional closed-loop VCO and an open-loop VCO where both are coupled to the same point of the PLL. Both VCOs comprise a V-to-I converter followed by a current-controlled oscillator and are identical in design but only the open-loop VCO receives the modulation current to generate the spread spectrum clock signal. The open-loop ICO is part of the spread spectrum generator and in one embodiment of the invention receives feedback current signals representing the modulation method and modulation ratio. This ensures that the modulated clock output tracks the PLL output frequency. In a second embodiment the closed-loop VCO receives from the spread spectrum generator the feedback current signal representing the modulation method (center/down spread) while the open-loop VCO receives the feedback signal representing the modulation ratio.
摘要翻译：扩频时钟发生器包括常规闭环VCO和开环VCO，其中两者都耦合到PLL的相同点。两个VCO都包括一个V-to-I转换器，随后是一个电流控制的振荡器，并且在设计上是相同的，但只有开环VCO接收调制电流以产生扩频时钟信号。开环ICO是扩频发生器的一部分，并且在本发明的一个实施例中，接收表示调制方法和调制比的反馈电流信号。这样可以确保调制时钟输出跟踪PLL输出频率。在第二实施例中，闭环VCO从扩展频谱发生器接收表示调制方法的反馈电流信号（中心/向下扩展），而开环VCO接收到表示调制比的反馈信号。

4. 发明申请

US20070268043A1 APPARATUS AND METHODS FOR SELF-BIASING DIFFERENTIAL SIGNALING CIRCUITRY HAVING MULTIMODE OUTPUT CONFIGURATIONS FOR LOW VOLTAGE APPLICATIONS 有权
标题翻译：用于自偏置具有用于低电压应用的多模输出配置的差分信号电路的装置和方法
公开(公告)号：US20070268043A1
公开(公告)日：2007-11-22
申请号：US11830897
申请日：2007-07-31
申请人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard Fung
发明人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard Fung
IPC分类号： H03K19/20 , H03K19/094
CPC分类号： H03K17/302 , H03K17/04106
摘要： The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.
摘要翻译：本公开涉及一种差分信号电路，其包括具有至少一个输出和一个输入的差分信号电路，其可以在使用单个低电压电源时在多种操作模式下操作。两个或更多个开关被包括并配置成根据差分信号电路的操作模式选择性地将电源电压耦合到输出。电路还包括可操作地耦合到至少一个开关和差分信号电路的输出的开关控制偏置电路。开关控制偏置电路提供开关控制偏置电压，以基于输出的电压电平来控制开关的状态。此外，体积偏置电路被包括并且可操作地耦合到开关。体积偏置电路基于输出的电压电平选择性地向开关提供体积偏置电压。

5. 发明申请

US20060284649A1 APPARATUS AND METHODS FOR SELF-BIASING DIFFERENTIAL SIGNALING CIRCUITRY HAVING MULTIMODE OUTPUT CONFIGURATIONS FOR LOW VOLTAGE APPLICATIONS 有权
标题翻译：用于自偏置具有用于低电压应用的多模输出配置的差分信号电路的装置和方法
公开(公告)号：US20060284649A1
公开(公告)日：2006-12-21
申请号：US11160243
申请日：2005-06-15
申请人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard Fung
发明人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard Fung
IPC分类号： H03K19/094
CPC分类号： H03K17/302 , H03K17/04106
摘要： The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.
摘要翻译：本公开涉及一种差分信号电路，其包括具有至少一个输出和一个输入的差分信号电路，其可以在使用单个低电压电源时在多种操作模式下操作。两个或更多个开关被包括并配置成根据差分信号电路的操作模式选择性地将电源电压耦合到输出。电路还包括可操作地耦合到至少一个开关和差分信号电路的输出的开关控制偏置电路。开关控制偏置电路提供开关控制偏置电压，以基于输出的电压电平来控制开关的状态。此外，体积偏置电路被包括并且可操作地耦合到开关。体积偏置电路基于输出的电压电平选择性地向开关提供体积偏置电压。

6. 发明授权

US07495477B2 Apparatus and methods for self-biasing differential signaling circuitry having multimode output configurations for low voltage applications 有权
标题翻译：具有用于低电压应用的多模输出配置的用于自偏压差动信号电路的装置和方法
公开(公告)号：US07495477B2
公开(公告)日：2009-02-24
申请号：US11830897
申请日：2007-07-31
申请人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W. Fung
发明人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W. Fung
IPC分类号： H03K19/094
CPC分类号： H03K17/302 , H03K17/04106
摘要： The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.
摘要翻译：本公开涉及一种差分信号电路，其包括具有至少一个输出和一个输入的差分信号电路，其可以在使用单个低电压电源时在多种操作模式下操作。两个或更多个开关被包括并配置成根据差分信号电路的操作模式选择性地将电源电压耦合到输出。电路还包括可操作地耦合到开关中的至少一个和差分信号电路的输出的开关控制偏置电路。开关控制偏置电路提供开关控制偏置电压，以基于输出的电压电平来控制开关的状态。此外，体积偏置电路被包括并且可操作地耦合到开关。体积偏置电路基于输出的电压电平选择性地向开关提供体积偏置电压。

7. 发明授权

US07253663B2 Apparatus and methods for self-biasing differential signaling circuitry having multimode output configurations for low voltage applications 有权
标题翻译：具有用于低电压应用的多模输出配置的用于自偏压差动信号电路的装置和方法
公开(公告)号：US07253663B2
公开(公告)日：2007-08-07
申请号：US11160243
申请日：2005-06-15
申请人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W Fung
发明人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W Fung
IPC分类号： H03K19/094
CPC分类号： H03K17/302 , H03K17/04106
摘要： The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.
摘要翻译：本公开涉及一种差分信号电路，其包括具有至少一个输出和一个输入的差分信号电路，其可以在使用单个低电压电源时在多种操作模式下操作。两个或更多个开关被包括并配置成根据差分信号电路的操作模式选择性地将电源电压耦合到输出。电路还包括可操作地耦合到至少一个开关和差分信号电路的输出的开关控制偏置电路。开关控制偏置电路提供开关控制偏置电压，以基于输出的电压电平来控制开关的状态。此外，体积偏置电路被包括并且可操作地耦合到开关。体积偏置电路基于输出的电压电平选择性地向开关提供体积偏置电压。

8. 发明授权

US07893719B2 Apparatus and methods for self-biasing differential signaling circuitry having multimode output configurations for low voltage applications 有权
标题翻译：具有用于低电压应用的多模输出配置的用于自偏压差动信号电路的装置和方法
公开(公告)号：US07893719B2
公开(公告)日：2011-02-22
申请号：US11951447
申请日：2007-12-06
申请人： Chihou Lee , Junho Cho
发明人： Chihou Lee , Junho Cho
IPC分类号： H03K19/094
CPC分类号： H03K19/018528 , H03K17/063 , H03K2017/066 , H03K2217/0018
摘要： A digital data transmitting device is disclosed having differential signaling circuitry, a current source controller and a pair of transistor-implemented current sources is disclosed. The current source controller generates a current source control signal based on a detected mode of operation of the differential signaling circuitry. The pair of transistor-implemented current sources selectively generate source currents to adjust the output voltage levels as the differential output terminals in response to the current source control signal. The digital data transmitting device may also include a current bulk biasing circuit that generates a current source bulk biasing signal such that when the differential signaling circuitry is in one mode of operation, the current source bulk biasing signal retards currents leakage across the pair of transistor-implemented current sources.
摘要翻译：公开了一种数字数据传输装置，其具有差分信令电路，电流源控制器和一对晶体管实现的电流源。电流源控制器基于差分信号电路的检测模式生成电流源控制信号。一对晶体管实现的电流源选择性地产生源电流以响应于电流源控制信号而调整作为差分输出端的输出电压电平。数字数据发送装置还可以包括当前体积偏置电路，其产生电流源体偏置信号，使得当差分信号电路处于一种工作模式时，电流源体偏置信号阻止跨越该对晶体管 - 实施当前来源。

9. 发明申请

US20090115457A1 Apparatus and Methods for Self-Biasing Differential Signaling Circuitry Having Multimode Output Configurations for Low Voltage Applications 有权
标题翻译：具有用于低电压应用的多模输出配置的自偏压差分信号电路的装置和方法
公开(公告)号：US20090115457A1
公开(公告)日：2009-05-07
申请号：US12352916
申请日：2009-01-13
申请人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W. Fung
发明人： Junho Cho , Nancy Chan , Ramesh Senthinathan , Stephen Yue , Richard W. Fung
IPC分类号： H03K19/20
CPC分类号： H03K17/302 , H03K17/04106
摘要： The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.
摘要翻译：本公开涉及一种差分信号电路，其包括具有至少一个输出和一个输入的差分信号电路，其可以在使用单个低电压电源时在多种操作模式下操作。两个或更多个开关被包括并且被配置为根据差分信号电路的操作模式来选择性地将电源电压耦合到输出。电路还包括可操作地耦合到至少一个开关和差分信号电路的输出的开关控制偏置电路。开关控制偏置电路提供开关控制偏置电压，以基于输出的电压电平来控制开关的状态。此外，体积偏置电路被包括并且可操作地耦合到开关。体积偏置电路基于输出的电压电平选择性地向开关提供体积偏置电压。

10. 发明申请

US20110102383A1 INTEGRATED CIRCUIT WITH IMPROVED LEVEL SHIFTER 有权
标题翻译：具有改进级别的整流器的集成电路
公开(公告)号：US20110102383A1
公开(公告)日：2011-05-05
申请号：US12610750
申请日：2009-11-02
申请人： Junho Cho
发明人： Junho Cho
IPC分类号： G09G5/00 , H03K19/0175
CPC分类号： H03K3/356113 , G09G3/20 , G09G2310/0289 , G09G2330/02
摘要： Level shifting circuitry and corresponding enable signal generating circuitry provides improved leakage current control while eliminating the need for supplying reference voltage input in the enable signal generator. The level shifting circuitry is a type of cascode free level shifting circuit that does not include cascode transistors as in the prior art but instead utilizes cross coupled logic to provide level shifting while also utilizing enable signal controlled transistors to control leakage current through the cross coupled logic during power up sequencing. The level shifting circuitry provides improved leakage current limiting structure for power up sequencing whether a lower level supply voltage ramps up faster than the higher level supply voltage or vice a versa.
摘要翻译：电平移位电路和相应的使能信号发生电路提供改进的漏电流控制，同时消除在使能信号发生器中提供参考电压输入的需要。电平移位电路是一种类型的无共享共栅电平移位电路，其不包括现有技术中的共源共栅晶体管，而是使用交叉耦合逻辑来提供电平移位，同时还利用使能信号控制的晶体管来控制穿过交叉耦合逻辑的漏电流在上电排序期间。电平移位电路提供改进的漏电流限制结构，用于上电排序，较低电平的电源电压是否比上一级电源电压上升更快，反之亦然。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式