专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06937178B1 Gradient insensitive split-core digital to analog converter 有权
标题翻译：梯度不敏感的分裂芯数转换器
公开(公告)号：US06937178B1
公开(公告)日：2005-08-30
申请号：US10440080
申请日：2003-05-15
申请人： William C. Rempfer , Hassan Malik , James L. Brubaker
发明人： William C. Rempfer , Hassan Malik , James L. Brubaker
IPC分类号： H03M1/06 , H03M1/76 , H03M1/78
CPC分类号： H03M1/0678 , H03M1/0643 , H03M1/765
摘要： Digital to analog converter circuits and methods are provided for producing an analog output voltage indicative of a digital input signal with at least partial insensitivity to error gradients. Described are split-core resistive elements, which include a plurality of one-dimensional or multi-dimensional resistive strings, that may be used to reduce or substantially eliminate the effects that error gradients have on the linearity of the analog output voltages of a resistive string or interpolating amplifier DACs. The resistor strings that make up the split-core resistive elements are configured in such a manner that combining respective output voltages from each of the resistor strings results in an analog output voltage that is at least partially insensitive to the effects of error gradients.
摘要翻译：提供数模转换器电路和方法用于产生表示对错误梯度至少部分不敏感的数字输入信号的模拟输出电压。描述的是分离电阻元件，其包括多个一维或多维电阻串，其可用于减少或基本上消除误差梯度对电阻串的模拟输出电压的线性的影响或内插放大器DAC。构成分离电阻元件的电阻串以这样的方式配置，即组合来自每个电阻器串的各个输出电压导致对误差梯度的影响至少部分不敏感的模拟输出电压。

2. 发明授权

US06181263B2 Signal processor 有权
标题翻译：信号处理器
公开(公告)号：US06181263B2
公开(公告)日：2001-01-30
申请号：US09258534
申请日：1999-02-26
申请人： Hassan Malik , William C. Rempfer , James L. Brubaker
发明人： Hassan Malik , William C. Rempfer , James L. Brubaker
IPC分类号： H03M106
CPC分类号： H03M1/06 , H03M1/785
摘要： A switch impedance insensitive signal processor is provided. A signal processor according to the present invention overcomes the problem of switch impedance by adding an individual buffer, e.g. a unity-gain amplifier, between the switch and the processor portion of the circuit. The buffer isolates the signal processor from the switch impedance.
摘要翻译：提供开关阻抗不敏感信号处理器。根据本发明的信号处理器通过添加单个缓冲器来克服开关阻抗的问题，例如，在电路的开关和处理器部分之间的单位增益放大器。缓冲器将信号处理器与开关阻抗隔离开来。

3. 发明授权

US06310567B1 Programmable configuration, level and output voltage range circuits and methods for signal processors 有权
标题翻译：信号处理器的可编程配置，电平和输出电压范围电路和方法
公开(公告)号：US06310567B1
公开(公告)日：2001-10-30
申请号：US09390178
申请日：1999-09-07
申请人： Patrick P. Copley , William C. Rempfer , James L. Brubaker
发明人： Patrick P. Copley , William C. Rempfer , James L. Brubaker
IPC分类号： H03M118
CPC分类号： H03M1/66
摘要： A signal processor circuit which receives an input signal and two control words and is programmable to vary the level and the output voltage range of the output signal is provided. The signal processor includes a converter circuit and a level circuit which provide the output circuit with intermediate signals based on input control signals, e.g., input digital words. The output circuit receives an additional control signal and the intermediate signals and is programmable to modify the output voltage range and level of the output signal based on the additional control signal, e.g., a digital word.
摘要翻译：提供一种接收输入信号和两个控制字并且被编程以改变输出信号的电平和输出电压范围的信号处理器电路。信号处理器包括转换器电路和电平电路，其基于诸如输入数字字的输入控制信号为输出电路提供中间信号。输出电路接收附加控制信号和中间信号并且可编程以基于附加控制信号（例如数字字）来修改输出电压范围和输出信号的电平。

4. 发明授权

US06492924B2 Circuits, systems, and methods for signal processors that buffer a signal dependent current 有权
标题翻译：用于缓冲信号相关电流的信号处理器的电路，系统和方法
公开(公告)号：US06492924B2
公开(公告)日：2002-12-10
申请号：US09932518
申请日：2001-08-17
申请人： Patrick P. Copley , William C. Rempfer , James L. Brubaker
发明人： Patrick P. Copley , William C. Rempfer , James L. Brubaker
IPC分类号： H03M188
CPC分类号： H03M1/66
摘要： A signal processor circuit that buffers a ground-referred, signal-dependent, current. A ground-referred node in the circuit is preferably maintained at a ground level. The ground-referred, signal-dependent, current is preferably buffered such that the ground-referred node is preferably maintained at a ground level independent of changes to the ground-referred, signal-dependent, current.
摘要翻译：一种信号处理器电路，用于缓冲接地参考信号相关电流。电路中的接地参考节点优选地保持在地平面。地面参考的信号相关电流优选地被缓冲，使得接地参考节点优选地保持在接地电平，而不依赖于对地面参考的信号相关电流的改变。

5. 发明授权

US4465996A High accuracy digital-to-analog converter 失效
标题翻译：高精度数模转换器
公开(公告)号：US4465996A
公开(公告)日：1984-08-14
申请号：US381386
申请日：1982-05-24
申请人： Ziya G. Boyacigiller , James L. Brubaker , Jerome C. Zis
发明人： Ziya G. Boyacigiller , James L. Brubaker , Jerome C. Zis
IPC分类号： H03M1/00 , H03K13/02
CPC分类号： H03M1/10 , H03M1/74
摘要： A high accuracy monolithic digital to analog converter (DAC) which employs an EPROM controlled correction DAC to correct for errors in the output of a primary DAC. The correction DAC empolys a non-binary bit weighting which permits the use of low accuracy components in the fabrication of the correction DAC. The output of the primary DAC is skewed so that the required correction is always in a single direction, thereby eliminating the need for a constant offset generator. Resistors necessary for bipolar operation are included on the chip, thereby eliminating the need for connection of any external resistors to achieve such operation.
摘要翻译：高精度单片数模转换器（DAC），采用EPROM控制校正DAC来校正主DAC的输出误差。校正DAC支持非二进制位加权，其允许在校正DAC的制造中使用低精度分量。主DAC的输出偏斜，使得所需的校正总是在单个方向上，从而不需要一个恒定的偏移发生器。双极性操作所需的电阻器包括在芯片上，从而不需要连接任何外部电阻器来实现这种操作。

6. 发明授权

US08330633B2 Current steering circuit with feedback 有权
标题翻译：电流转向电路带反馈
公开(公告)号：US08330633B2
公开(公告)日：2012-12-11
申请号：US13096737
申请日：2011-04-28
申请人： James L. Brubaker , Florin A. Oprescu
发明人： James L. Brubaker , Florin A. Oprescu
IPC分类号： H03M1/66
CPC分类号： H03M1/0614 , H03K17/007 , H03K17/162 , H03K17/693 , H03M1/742
摘要： A differential current steering (CS) circuit uses feedback from the differential output nodes A and B to cause current steering devices (e.g., MOSFETs) to effectively exhibit an infinite output impedance when conducting. Therefore, the signal on the output nodes A or B does not significantly change the voltage at the common node, This is particularly useful when the differential output nodes are connected to differential output buses in a digital-to-analog converter. The circuit dynamically cancels, though feedback, the signal induced at the common node by the signal present at the “steered” output node. Therefore, the CS circuit effectively presents an infinite output impedance between the common node and the output nodes. In some cases, it may be desirable to not create a substantially infinite output impedance for the CS circuit but control the impedance to a predefined level to counter other distortions in the system.
摘要翻译：差分电流转向（CS）电路使用来自差分输出节点A和B的反馈，以使电流转向装置（例如，MOSFET）在导通时有效地呈现无限的输出阻抗。因此，输出节点A或B上的信号不会显着改变公共节点处的电压。当差分输出节点连接到数模转换器中的差分输出总线时，这尤其有用。该电路通过反馈来动态地消除在转向输出节点处存在的信号在公共节点处感应的信号。因此，CS电路有效地在公共节点和输出节点之间呈现无限大的输出阻抗。在某些情况下，可能不希望为CS电路产生基本上无限的输出阻抗，但是将阻抗控制到预定义的水平以抵消系统中的其它失真。

7. 发明申请

US20120274496A1 Current Steering Circuit with Feedback 有权
标题翻译：当前转向回路与反馈
公开(公告)号：US20120274496A1
公开(公告)日：2012-11-01
申请号：US13096737
申请日：2011-04-28
申请人： James L. Brubaker , Florin A. Oprescu
发明人： James L. Brubaker , Florin A. Oprescu
IPC分类号： H03M1/66 , H03L5/00
CPC分类号： H03M1/0614 , H03K17/007 , H03K17/162 , H03K17/693 , H03M1/742
摘要： A differential current steering (CS) circuit uses feedback from the differential output nodes A and B to cause current steering devices (e.g., MOSFETs) to effectively exhibit an infinite output impedance when conducting. Therefore, the signal on the output nodes A or B does not significantly change the voltage at the common node, This is particularly useful when the differential output nodes are connected to differential output buses in a digital-to-analog converter. The circuit dynamically cancels, though feedback, the signal induced at the common node by the signal present at the “steered” output node. Therefore, the CS circuit effectively presents an infinite output impedance between the common node and the output nodes. In some cases, it may be desirable to not create a substantially infinite output impedance for the CS circuit but control the impedance to a predefined level to counter other distortions in the system.
摘要翻译：差分电流转向（CS）电路使用来自差分输出节点A和B的反馈，以使电流转向装置（例如，MOSFET）在导通时有效地呈现无限的输出阻抗。因此，输出节点A或B上的信号不会显着改变公共节点处的电压。当差分输出节点连接到数模转换器中的差分输出总线时，这尤其有用。该电路通过反馈来动态地消除在转向输出节点处存在的信号在公共节点处感应的信号。因此，CS电路有效地在公共节点和输出节点之间呈现无限大的输出阻抗。在某些情况下，可能不希望为CS电路产生基本上无限的输出阻抗，但是将阻抗控制到预定义的水平以抵消系统中的其它失真。

8. 发明授权

US4897657A Analog-to-digital converter having error detection and correction 失效
标题翻译：具有错误检测和校正的模数转换器
公开(公告)号：US4897657A
公开(公告)日：1990-01-30
申请号：US205854
申请日：1988-06-13
申请人： James L. Brubaker
发明人： James L. Brubaker
IPC分类号： H03K19/0948 , H03M1/20 , H03M1/36 , H03M7/16 , H03M7/22
CPC分类号： H03M1/206 , H03K19/0948 , H03M7/165 , H03M7/22 , H03M1/365
摘要： Employed is a thermometer-code-to-one-of-n converter having a number of similar portions each of which includes gates each configured to detect a zero-zero-one pattern and to develop a one-of-n signal, gates each configured to detect a one-zero-zero pattern (an invalid pattern) and to develop an error signal, gates configured to combine the error signals, and gates configured to gate the error signals with the one-of-n pattern signals to block (inhibit) one-of-n signals.
摘要翻译：使用的是具有多个相似部分的温度计 - 一对一转换器，每个转换器包括各自被配置为检测零 - 零模式并且开发一个n信号的门，每个门开被配置为检测一零零模式（无效模式）并产生误差信号，被配置为组合所述误差信号的门和被配置为将所述误差信号与所述一对n模式信号进行门控的门禁止）一个n信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式