会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Rewrite prevention in a variable resistance memory
    • 在可变电阻存储器中重写防止
    • US07224632B2
    • 2007-05-29
    • US11070213
    • 2005-03-03
    • John MooreR. Jacob Baker
    • John MooreR. Jacob Baker
    • G11C7/00G11C8/00
    • G11C13/0004G11C11/406G11C11/4091G11C13/0011G11C13/003G11C13/0033G11C13/004G11C13/0061G11C2013/0054G11C2207/2281G11C2213/72G11C2213/76G11C2213/79
    • A variable resistance memory cell is read by a sense amplifier but without rewriting the contents of the memory cell. If the memory cell has an access transistor, the access transistor is switched off to decouple the cell from the bit line after a predetermined amount of time. The predetermined amount of time is sufficiently long enough to permit the logical state of the cell to be transferred to the bit line and also sufficiently short to isolate the cell from the bit line before the sense amplifier operates. For memory cells which do not utilize an access transistor, an isolation transistor may be placed in the bit line located between and serially connection the portion of the bit line from the sense amplifier to the isolation transistor and the portion of the bit line from the isolation transistor to the memory cell. The isolation transistor, normally conducting, is switched off after the predetermined time past the time the bit line begins to discharge through the memory cell, thereby isolating the memory cell from the sense amplifier before a sensing operation begins.
    • 可变电阻存储单元由读出放大器读取,但不重写存储单元的内容。 如果存储单元具有存取晶体管,则在预定时间量之后,存取晶体管被切断以将单元与位线去耦。 预定的时间量足够长以允许将单元的逻辑状态传送到位线,并且还足够短以在读出放大器操作之前将单元与位线隔离。 对于不使用存取晶体管的存储单元,可以将隔离晶体管放置在位线之间,位线之间并且将位线的从读出放大器的部分串联连接到隔离晶体管,并且位线的部分与隔离 晶体管到存储单元。 在通过存储单元的位线开始放电的时间之后的预定时间之后,正常导通的隔离晶体管被关断,从而在感测操作开始之前将存储单元与读出放大器隔离。
    • 4. 发明授权
    • PCRAM rewrite prevention
    • PCRAM重写预防
    • US06882578B2
    • 2005-04-19
    • US10680161
    • 2003-10-08
    • John MooreR. Jacob Baker
    • John MooreR. Jacob Baker
    • G11C13/00G11C8/02G11C11/34G11C11/406G11C11/4091G11C13/02G11C16/02G11C16/28G11C7/00
    • G11C13/0004G11C11/406G11C11/4091G11C13/0011G11C13/003G11C13/0033G11C13/004G11C13/0061G11C2013/0054G11C2207/2281G11C2213/72G11C2213/76G11C2213/79
    • A programmable conductor memory cell is read by a sense amplifier but without rewriting the contents of the memory cell. If the programmable contact memory cell has an access transistor, the access transistor is switched off to decouple the cell from the bit line after a predetermined amount of time. The predetermined amount of time is sufficiently long enough to permit the logical state of the cell to be transferred to the bit line and also sufficiently short to isolate the cell from the bit line before the sense amplifier operates. For programmable contact memory cells which do not utilize an access transistor, an isolation transistor may be placed in the bit line located between and serially connection the portion of the bit line from the sense amplifier to the isolation transistor and the portion of the bit line from the isolation transistor to the memory cell. The isolation transistor, normally conducting, is switched off after the predetermined time past the time the bit line begins to discharge through the programmable contact memory cell, thereby isolating the programmable contact memory cell from the sense amplifier before a sensing operation begins.
    • 可编程导体存储单元由读出放大器读取,但不重写存储单元的内容。 如果可编程触点存储单元具有存取晶体管,则在预定的时间量之后,存取晶体管被切断以将该单元与位线去耦。 预定的时间量足够长以允许将单元的逻辑状态传送到位线,并且还足够短以在读出放大器操作之前将单元与位线隔离。 对于不使用存取晶体管的可编程触点存储单元,可以将隔离晶体管放置在位线之间,位线之间并且串行连接从读出放大器到隔离晶体管的位线的部分, 隔离晶体管到存储单元。 在通过可编程触点存储单元的位线开始放电的时间之后的预定时间之后,正常导通的隔离晶体管被关断,从而在感测操作开始之前将可编程触点存储单元与读出放大器隔离。
    • 7. 发明授权
    • Methods for sensing memory elements in semiconductor devices
    • 用于感测半导体器件中的存储元件的方法
    • US08582375B2
    • 2013-11-12
    • US13486535
    • 2012-06-01
    • R. Jacob Baker
    • R. Jacob Baker
    • G11C7/22
    • G11C7/22G11C5/147G11C7/065G11C7/16G11C8/08G11C11/5642G11C11/5678G11C13/0004G11C2211/5634G11C2211/5644H03M3/43H03M3/456
    • A memory device that, in certain embodiments, includes a plurality of memory elements connected to a bit-line and a delta-sigma modulator with a digital output and an analog input, which may be connected to the bit-line. In some embodiments, the delta-sigma modulator includes a circuit with first and second inputs and an output. The circuit is configured to combine (add or subtract) input signals. The first input may be connected to the analog input. The delta-sigma modulator may also include an integrator connected to the output of the circuit, an analog-to-digital converter with an input connected to an output of the integrator and an output connected to the digital output, and a digital-to-analog converter with an input connected to the output of the analog-to-digital converter and an output connected to the second input of the circuit.
    • 在某些实施例中,存储器件包括连接到位线的多个存储器元件和可以连接到位线的具有数字输出和模拟输入的Δ-Σ调制器。 在一些实施例中,Δ-Σ调制器包括具有第一和第二输入和输出的电路。 该电路被配置为组合(加或减)输入信号。 第一个输入可以连接到模拟输入。 Δ-Σ调制器还可以包括连接到电路的输出的积分器,具有连接到积分器的输出的输入和连接到数字输出的输出的模数转换器,以及数模转换器, 模拟转换器,其输入连接到模数转换器的输出端,输出端连接到电路的第二输入端。