会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • METHOD AND SYSTEM FOR MANAGING PERIPHERAL CONNECTION WAKEUP IN A PROCESSING SYSTEM SUPPORTING MULTIPLE VIRTUAL MACHINES
    • 用于管理支持多台虚拟机的处理系统中的外围连接唤醒的方法和系统
    • US20080092137A1
    • 2008-04-17
    • US11962068
    • 2007-12-20
    • Gary AndersonHoa NguyenThoi Nguyen
    • Gary AndersonHoa NguyenThoi Nguyen
    • G06F9/455
    • G06F1/3209
    • A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.
    • 用于在支持多个虚拟机的处理系统中管理外围连接唤醒信令的方法和系统提供了一种机制,通过该机制,具有系统唤醒能力的外围设备的所有权在虚拟机之间传送。 电源管理事件信号连接到服务处理器输入,该服务处理器输入又传送信号管理程序以将唤醒活动引导到虚拟机最后执行的特定逻辑分区。 管理程序然后可以确定是否唤醒整个系统或其部分,并且可以将电源管理事件引导到适当的虚拟机。 特别地,外设可以是支持Wake-On-LAN功能的以太网适配器。 通过系统功率循环确保的状态初始化是通过控制待机电源的电源,或者在某些情况下通过强制唤醒信令连接的断开/重新连接的指示来提供的。
    • 2. 发明申请
    • Method and system for managing peripheral connection wakeup in a processing system supporting multiple virtual machines
    • 在支持多个虚拟机的处理系统中管理外围连接唤醒的方法和系统
    • US20060036877A1
    • 2006-02-16
    • US10916974
    • 2004-08-12
    • Gary AndersonHoa NguyenThoi Nguyen
    • Gary AndersonHoa NguyenThoi Nguyen
    • G06F1/26
    • G06F1/3209
    • A method and system for managing peripheral connection wakeup signaling in a processing system supporting multiple virtual machines provides a mechanism by which ownership of a peripheral having system wakeup capability is transferred between virtual machines. The power management event signal is connected to a service processor input that in turn signals a hypervisor to direct the wakeup activity to a particular logical partition in which the virtual machine was last executing. The hypervisor can then determine whether or not to wake up the entire system, or portions thereof and can direct the power management event to the appropriate virtual machine. In particular the peripheral may be an Ethernet adapter supporting Wake-On-LAN capability. State initialization, which is typically ensured by system power cycling is provided instead by controlling power to the standby power source or in some instances by forcing an indication of a disconnect/reconnect of the wakeup signaling connection.
    • 用于在支持多个虚拟机的处理系统中管理外围连接唤醒信令的方法和系统提供了一种机制,通过该机制,具有系统唤醒能力的外围设备的所有权在虚拟机之间传送。 电源管理事件信号连接到服务处理器输入,该服务处理器输入又传送信号管理程序以将唤醒活动引导到虚拟机最后执行的特定逻辑分区。 管理程序然后可以确定是否唤醒整个系统或其部分,并且可以将电源管理事件引导到适当的虚拟机。 特别地,外设可以是支持Wake-On-LAN功能的以太网适配器。 通过系统功率循环确保的状态初始化是通过控制待机电源的电源,或者在某些情况下通过强制唤醒信令连接的断开/重新连接的指示来提供的。
    • 5. 发明授权
    • Bus interface logic system
    • 总线接口逻辑系统
    • US5768550A
    • 1998-06-16
    • US560758
    • 1995-11-21
    • Mark Edward DeanThoi Nguyen
    • Mark Edward DeanThoi Nguyen
    • G06F15/16G06F13/36G06F13/38G06F13/40G06F15/177G06F13/00
    • G06F13/36G06F13/4027
    • A system and method of synchronizing data transfers between two processors having different bus transactions by providing a buffer for storing the data and a control logic for dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction. During a read operation, the requesting device is forced to wait for data availability before entering the data bus transaction. During a write operation, the data bus transaction is delayed by using a storage mechanism that effectively separates the address transaction from the data transaction. The present invention also provides direct memory access fly-by operations between an input/output device and a memory device. These operations are accomplished by isolating a secondary bus from the system bus and allowing the destination device to capture the requested data as soon as it is available on the system bus.
    • 一种通过提供用于存储数据的缓冲器和用于将并发地址和数据总线事务划分为地址总线事务以及数据总线事务的控制逻辑来同步具有不同总线事务的两个处理器之间的数据传输的系统和方法。 在读取操作期间,请求设备在进入数据总线事务之前被迫等待数据可用性。 在写入操作期间,通过使用有效地将地址事务与数据事务分离的存储机制来延迟数据总线事务。 本发明还提供了在输入/输出设备和存储设备之间的直接存储器访问飞越操作。 这些操作通过将二次总线与系统总线隔离并允许目标设备在系统总线上可用时捕获所请求的数据来实现。