会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • METHODS AND COMPOSITIONS FOR DIRECT CHEMICAL LYSIS
    • 直接化学分析的方法和组合
    • US20110059455A1
    • 2011-03-10
    • US12874602
    • 2010-09-02
    • Feng YangSha-Sha WangLaurence Michael VaughanMichael PorterElaine Rose
    • Feng YangSha-Sha WangLaurence Michael VaughanMichael PorterElaine Rose
    • C12Q1/68G01N33/53
    • C12Q1/6806C12N1/06C12Q1/708G01N33/56983G01N2333/025C12Q2527/137C12Q2527/125
    • A direct chemical lysis composition includes an assay compatible buffer composition and an assay compatible surfactant. When combined with a specimen storage composition, such compositions prevent undesired modifications to nucleic acid and proteins lysed from cells in the biological sample. Assays of samples from such compositions do not require expensive and time-consuming steps such as centrifugation and prolonged high temperature processing. The direct chemical lysis composition of the present invention permits direct nucleic acid extraction from the cells in the biological sample without the need to decant off the transport media or otherwise exchange the transport media with assay compatible buffers. There is no need to combine the sample with proteinase K or another enzyme to extract nucleic acids from the cells. A method for lysing cells to obtain target nucleic acid for assay and a kit for combining the direct chemical lysis composition with a sample are also contemplated.
    • 直接化学裂解组合物包括测定相容缓冲液组合物和测定相容性表面活性剂。 当与样品储存组合物组合时,这种组合物防止对生物样品中细胞裂解的核酸和蛋白质的不期望的修饰。 来自这些组合物的样品的测定不需要昂贵且耗时的步骤,例如离心和长时间的高温处理。 本发明的直接化学溶解组合物允许从生物样品中的细胞中直接进行核酸提取,而不需要从运输介质中滗出或以其它方式与测定相容的缓冲液交换传输介质。 不需要将样品与蛋白酶K或其他酶组合从细胞中提取核酸。 还考虑了用于裂解细胞以获得用于测定的靶核酸的方法和用于将直接化学裂解组合物与样品组合的试剂盒。
    • 3. 发明授权
    • Display system and method thereof
    • 显示系统及其方法
    • US09204139B2
    • 2015-12-01
    • US13994803
    • 2010-12-30
    • Taiping JiangFeng Yang
    • Taiping JiangFeng Yang
    • H04N13/04G02F1/139G02B27/22
    • H04N13/361G02B27/2264G02F1/1396H04N13/302H04N13/31H04N13/334H04N13/337H04N13/341H04N13/356
    • The system includes a control host computer, a switching apparatus, a grating panel and a plane panel. The control host computer transmits the switching signal to the bare eye stereoscopic display status or to the transparent status to the switching apparatus, and according to the former switching signal, the switching apparatus transmits the square wave signal and the bare eye stereoscopic video signal to the grating panel and plane panel respectively, and according to the latter switching signal, the switching apparatus does not transmit the square wave signal to the grating panel, but transmits the 2D video signal to the plane panel. The grating panel forms the slit grating fringe according to the square wave signal and is transparent without the square wave signal. The stereoscopic video information indicated by the bare eye stereoscopic video signal is displayed by the plane panel cooperating with the slit grating fringe.
    • 该系统包括控制主机,开关装置,光栅面板和平板。 控制主计算机将开关信号发送到裸眼立体显示状态或向开关装置发送到透明状态,并且根据前一切换信号,开关装置将方波信号和裸眼立体视频信号发送到 光栅面板和平面面板,并且根据后一切换信号,开关装置不将方波信号传输到光栅面板,而是将2D视频信号传输到平面面板。 光栅面板根据方波信号形成狭缝光栅条纹,透明无方波信号。 由裸眼立体视频信号指示的立体视频信息由与狭缝光栅边缘配合的平面面板显示。
    • 5. 发明授权
    • Low power memory sub-system architecture
    • 低功耗内存子系统架构
    • US07209404B2
    • 2007-04-24
    • US11198563
    • 2005-08-05
    • Sho-Mo ChenFei YeFeng Yang
    • Sho-Mo ChenFei YeFeng Yang
    • G11C5/14
    • G11C5/147
    • Disclosed methods and apparatus provide embedded memory architectures that lower the overall operational power consumption of memory arrays without sacrificing memory access speed. Because in large memory arrays the leakage current is a considerable portion of the overall power consumption, leakage reduction in memory arrays, manufactured by advanced processing technologies, is a major challenge. To reduce leakage, methods and apparatus are presented for memory access and for power- and ground-supply monitoring and management at memory sub-array level.
    • 公开的方法和装置提供嵌入式存储器架构,其降低存储器阵列的总体操作功耗,而不牺牲存储器访问速度。 因为在大存储器阵列中,漏电流是整体功率消耗的相当大的一部分,因此由先进的处理技术制造的存储器阵列的泄漏减少是一个主要的挑战。 为了减少泄漏,提出了存储器访问的方法和装置,以及用于存储器子阵列级的电源和地电监视和管理。
    • 8. 发明授权
    • Sample rate converters for video signals
    • 视频信号的采样率转换器
    • US06573940B1
    • 2003-06-03
    • US09535205
    • 2000-03-27
    • Feng Yang
    • Feng Yang
    • H04N701
    • H04N5/208H04N9/646
    • A sample rate converter that includes a number of selector elements coupled to a summing circuit. Each selector element receives a respective set of one or more processed data samples and provides one of the processed data samples. Each processed data sample is generated by delaying an input sample by zero or more clock cycles and scaling the sample by a particular scaling factor (e.g. 2N, where N is 0, 1, 2, and so on). The summing circuit receives and combines the processed data samples from the selector elements to generate an output sample. A delay and scaler circuit can receive the input sample and provide one set of processed data samples for each selector element. The delay and scaler circuit can include one or more delay elements coupled in series and to a scaling circuitry that scales selected ones of the input and delayed samples. The scaling can be implemented by simply bit-shifting the samples. The elements of the sample rate converter can be configured to implement a K-tap, P-phase interpolator.
    • 一种采样率转换器,包括耦合到求和电路的多个选择器元件。 每个选择器元件接收相应的一组一个或多个处理的数据样本,并提供处理后的数据采样之一。 通过将输入样本延迟零个或多个时钟周期并将样本缩放特定比例因子(例如2N,其中N为0,1,2等)来生成每个处理的数据样本。 求和电路接收并组合来自选择器元件的处理数据样本以产生输出样本。 延迟和定标器电路可以接收输入样本并为每个选择器元件提供一组经处理的数据样本。 延迟和缩放器电路可以包括串联耦合的一个或多个延迟元件和缩放电路,缩放电路缩放输入和延迟样本中的所选择的一个。 缩放可以通过简单的位移样本来实现。 采样率转换器的元件可被配置为实现K抽头P相内插器。
    • 9. 发明申请
    • DISPLAY SYSTEM AND METHOD THEREOF
    • 显示系统及其方法
    • US20140009590A1
    • 2014-01-09
    • US13994803
    • 2010-12-30
    • Taiping JiangFeng Yang
    • Taiping JiangFeng Yang
    • H04N13/04
    • H04N13/361G02B27/2264G02F1/1396H04N13/302H04N13/31H04N13/334H04N13/337H04N13/341H04N13/356
    • The system includes a control host computer, a switching apparatus, a grating panel and a plane panel. The control host computer transmits the switching signal to the bare eye stereoscopic display status or to the transparent status to the switching apparatus, and according to the former switching signal, the switching apparatus transmits the square wave signal and the bare eye stereoscopic video signal to the grating panel and plane panel respectively, and according to the latter switching signal, the switching apparatus does not transmit the square wave signal to the grating panel, but transmits the 2D video signal to the plane panel. The grating panel forms the slit grating fringe according to the square wave signal and is transparent without the square wave signal. The stereoscopic video information indicated by the bare eye stereoscopic video signal is displayed by the plane panel cooperating with the slit grating fringe.
    • 该系统包括控制主机,开关装置,光栅面板和平板。 控制主计算机将开关信号发送到裸眼立体显示状态或向开关装置发送到透明状态,并且根据前一切换信号,开关装置将方波信号和裸眼立体视频信号发送到 光栅面板和平面面板,并且根据后一切换信号,开关装置不将方波信号传输到光栅面板,而是将2D视频信号传输到平面面板。 光栅面板根据方波信号形成狭缝光栅条纹,透明无方波信号。 由裸眼立体视频信号指示的立体视频信息由与狭缝光栅边缘配合的平面面板显示。