专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140095831A1 APPARATUS AND METHOD FOR EFFICIENT GATHER AND SCATTER OPERATIONS 有权
标题翻译：高效和高效运行的装置和方法
公开(公告)号：US20140095831A1
公开(公告)日：2014-04-03
申请号：US13631071
申请日：2012-09-28
申请人： Edward T. Grochowski , Dennis R. Bradford , George Z. Chrysos , Andrew T. Forsyth , Michael D. Upton , Lisa K. Wu
发明人： Edward T. Grochowski , Dennis R. Bradford , George Z. Chrysos , Andrew T. Forsyth , Michael D. Upton , Lisa K. Wu
IPC分类号： G06F9/30
CPC分类号： G06F9/30036 , G06F9/30018 , G06F9/30043 , G06F9/30145 , G06F9/345 , G06F9/355
摘要： An apparatus and method are described for performing efficient gather operations in a pipelined processor. For example, a processor according to one embodiment of the invention comprises: gather setup logic to execute one or more gather setup operations in anticipation of one or more gather operations, the gather setup operations to determine one or more addresses of vector data elements to be gathered by the gather operations; and gather logic to execute the one or more gather operations to gather the vector data elements using the one or more addresses determined by the gather setup operations.
摘要翻译：描述了一种用于在流水线处理器中执行有效收集操作的装置和方法。例如，根据本发明的一个实施例的处理器包括：收集设置逻辑，用于在预期一个或多个收集操作中执行一个或多个收集设置操作，所述收集设置操作确定向量数据元素的一个或多个地址聚集在一起聚集; 并收集逻辑以执行一个或多个收集操作以使用由收集设置操作确定的一个或多个地址来收集向量数据元素。

2. 发明授权

US09465670B2 Generational thread scheduler using reservations for fair scheduling 有权
标题翻译：使用预留的生成线程调度器进行公平调度
公开(公告)号：US09465670B2
公开(公告)日：2016-10-11
申请号：US13328365
申请日：2011-12-16
申请人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
发明人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
IPC分类号： G06F9/52 , G06F9/50 , G06F9/46
CPC分类号： G06F9/52 , G06F2209/5014
摘要： Disclosed herein is a generational thread scheduler. One embodiment may be used with processor multithreading logic to execute threads of executable instructions, and a shared resource to be allocated fairly among the threads of executable instructions contending for access to the shared resource. Generational thread scheduling logic may allocate the shared resource efficiently and fairly by granting a first requesting thread access to the shared resource allocating a reservation for the shared resource to each other requesting thread of the executing threads and then blocking the first thread from re-requesting the shared resource until every other thread that has been allocated a reservation, has been granted access to the shared resource. Generation tracking state may be cleared when each requesting thread of the generation that was allocated a reservation has had their request satisfied.
摘要翻译：这里公开的是一代代线程调度器。一个实施例可以与处理器多线程逻辑一起使用以执行可执行指令的线程，以及在竞争访问共享资源的可执行指令的线程之间公平分配的共享资源。生成线程调度逻辑可以通过向共享资源授予对共享资源的预留的第一请求线程访问来对其执行线程的请求线程，然后阻止第一线程重新请求共享资源，直到已分配了预留的每个其他线程已被授予对共享资源的访问权限。当分配了预约的生成的每个请求线程已经满足了请求时，可以清除生成跟踪状态。

3. 发明申请

US20130160020A1 GENERATIONAL THREAD SCHEDULER 有权
标题翻译：一般螺纹调度器
公开(公告)号：US20130160020A1
公开(公告)日：2013-06-20
申请号：US13328365
申请日：2011-12-16
申请人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
发明人： Edward T. Grochowski , Michael D. Upton , George Z. Chrysos , Chunhui C. Zhang , Mohammed L. Al-Aqrabawi
IPC分类号： G06F9/50
CPC分类号： G06F9/52 , G06F2209/5014
摘要： Disclosed herein is a generational thread scheduler. One embodiment may be used with processor multithreading logic to execute threads of executable instructions, and a shared resource to be allocated fairly among the threads of executable instructions contending for access to the shared resource. Generational thread scheduling logic may allocate the shared resource efficiently and fairly by granting a first requesting thread access to the shared resource allocating a reservation for the shared resource to each other requesting thread of the executing threads and then blocking the first thread from re-requesting the shared resource until every other thread that has been allocated a reservation, has been granted access to the shared resource. Generation tracking state may be cleared when each requesting thread of the generation that was allocated a reservation has had their request satisfied.
摘要翻译：这里公开的是一代代线程调度器。一个实施例可以与处理器多线程逻辑一起使用以执行可执行指令的线程，以及在竞争访问共享资源的可执行指令的线程之间公平分配的共享资源。生成线程调度逻辑可以通过向共享资源授予对共享资源的预留的第一请求线程访问来对其执行线程的请求线程，然后阻止第一线程重新请求共享资源，直到已分配了预留的每个其他线程已被授予对共享资源的访问权限。当分配了预约的生成的每个请求线程已经满足了请求时，可以清除生成跟踪状态。

4. 发明申请

US20140164705A1 PREFETCH WITH REQUEST FOR OWNERSHIP WITHOUT DATA 有权
标题翻译：提供无需数据的所有权
公开(公告)号：US20140164705A1
公开(公告)日：2014-06-12
申请号：US13976429
申请日：2011-12-22
申请人： Jesus Corbal , Lisa K. Wu , George Z. Chrysos , Andrew T. Forsyth , Ramacharan Sundararaman
发明人： Jesus Corbal , Lisa K. Wu , George Z. Chrysos , Andrew T. Forsyth , Ramacharan Sundararaman
IPC分类号： G06F12/08
CPC分类号： G06F12/0815 , G06F9/30047 , G06F12/0811 , G06F12/0862
摘要： A method performed by a processor is described. The method includes executing an instruction. The instruction has an address as an operand. The executing of the instruction includes sending a signal to cache coherence protocol logic of the processor. In response to the signal, the cache coherence protocol logic issues a request for ownership of a cache line at the address. The cache line is not in a cache of the processor. The request for ownership also indicates that the cache line is not to be sent to the processor.
摘要翻译：描述由处理器执行的方法。该方法包括执行指令。该指令具有作为操作数的地址。指令的执行包括向处理器的高速缓存一致性协议逻辑发送信号。响应于该信号，高速缓存一致性协议逻辑在地址处发出对高速缓存行的所有权的请求。高速缓存行不在处理器的高速缓存中。所有权请求也表示高速缓存行不被发送到处理器。

5. 发明授权

US09430389B2 Prefetch with request for ownership without data 有权
标题翻译：预先获取所有权而无需数据
公开(公告)号：US09430389B2
公开(公告)日：2016-08-30
申请号：US13976429
申请日：2011-12-22
申请人： Jesus Corbal , Lisa K. Wu , George Z. Chrysos , Andrew T. Forsyth , Ramacharan Sundararaman
发明人： Jesus Corbal , Lisa K. Wu , George Z. Chrysos , Andrew T. Forsyth , Ramacharan Sundararaman
IPC分类号： G06F3/00 , G06F12/08 , G06F9/30
CPC分类号： G06F12/0815 , G06F9/30047 , G06F12/0811 , G06F12/0862
摘要： A method performed by a processor is described. The method includes executing an instruction. The instruction has an address as an operand. The executing of the instruction includes sending a signal to cache coherence protocol logic of the processor. In response to the signal, the cache coherence protocol logic issues a request for ownership of a cache line at the address. The cache line is not in a cache of the processor. The request for ownership also indicates that the cache line is not to be sent to the processor.
摘要翻译：描述由处理器执行的方法。该方法包括执行指令。该指令具有作为操作数的地址。指令的执行包括向处理器的高速缓存一致性协议逻辑发送信号。响应于该信号，高速缓存一致性协议逻辑在地址处发出对高速缓存行的所有权的请求。高速缓存行不在处理器的高速缓存中。所有权请求也表示高速缓存行不被发送到处理器。

6. 发明申请

US20120254593A1 SYSTEMS, APPARATUSES, AND METHODS FOR JUMPS USING A MASK REGISTER 审中-公开
标题翻译：系统，设备和使用掩码寄存器的JUMPS的方法
公开(公告)号：US20120254593A1
公开(公告)日：2012-10-04
申请号：US13078901
申请日：2011-04-01
申请人： Jesus Corbal San Adrian , Bret Toll , Robert C. Valentine , Milind Baburao Girkar , Andrew Thomas Foryth , George Z. Chrysos , Edward Thomas Grochowski , Dennis R. Bradford
发明人： Jesus Corbal San Adrian , Bret Toll , Robert C. Valentine , Milind Baburao Girkar , Andrew Thomas Foryth , George Z. Chrysos , Edward Thomas Grochowski , Dennis R. Bradford
IPC分类号： G06F9/38 , G06F9/312
CPC分类号： G06F9/324 , G06F9/30018 , G06F9/30058 , G06F9/30094
摘要： Embodiments of systems, apparatuses, and methods for performing a jump instruction in a computer processor are described. In some embodiments, the execution of a blend instruction causes a conditional jump to an address of a target instruction when all of bits of a writemask are zero, wherein the address of the target instruction is calculated using an instruction pointer of the instruction and the relative offset.
摘要翻译：描述了用于在计算机处理器中执行跳转指令的系统，装置和方法的实施例。在一些实施例中，当写入掩码的所有位都为零时，混合指令的执行导致到目标指令的地址的条件跳转，其中使用指令的指令指针和相关的指令来计算目标指令的地址抵消。

7. 发明授权

US07747897B2 Method and apparatus for lockstep processing on a fixed-latency interconnect 有权
标题翻译：在固定延迟互连上进行锁步处理的方法和装置
公开(公告)号：US07747897B2
公开(公告)日：2010-06-29
申请号：US11282213
申请日：2005-11-18
申请人： Paul B. Racunas , Matthew Mattina , George Z. Chrysos , Shubhendu S. Mukherjee
发明人： Paul B. Racunas , Matthew Mattina , George Z. Chrysos , Shubhendu S. Mukherjee
IPC分类号： G06F11/00 , G06F17/00 , G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F11/1683 , G06F11/1637
摘要： Methods of operating two or more devices in lockstep by generating requests at each device, comparing the requests, and forwarding matching requests to a servicing node are described and claimed. A redundant execution system using the methods is also described and claimed.
摘要翻译：描述并要求保护在每个设备上生成请求，比较请求以及将匹配请求转发到服务节点的锁步骤中的两个或多个设备的操作方法。还描述并声明了使用该方法的冗余执行系统。

8. 发明授权

US07624236B2 Predictive early write-back of owned cache blocks in a shared memory computer system 有权
标题翻译：在共享内存计算机系统中预测所有缓存块的早期回写
公开(公告)号：US07624236B2
公开(公告)日：2009-11-24
申请号：US11023882
申请日：2004-12-27
申请人： George Z. Chrysos , Matthew Mattina
发明人： George Z. Chrysos , Matthew Mattina
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F12/084 , G06F12/0804 , G06F12/0811 , G06F12/0815
摘要： A method for predicting early write back of owned cache blocks in a shared memory computer system. This invention enables the system to predict which written blocks may be more likely to be requested by another CPU and the owning CPU will write those blocks back to memory as soon as possible after updating the data in the block. If another processor is requesting the data, this can reduce the latency to get that data, reducing synchronization overhead, and increasing the throughput of parallel programs.
摘要翻译：一种用于预测共享存储器计算机系统中所拥有的高速缓存块的早期回写的方法。本发明使得系统能够预测哪些写入块可能被另一个CPU更可能请求，并且拥有的CPU将在更新块中的数据之后尽快将这些块写回存储器。如果另一个处理器正在请求数据，则可以减少获取该数据的延迟，减少同步开销，并增加并行程序的吞吐量。

9. 发明授权

US07607048B2 Method and apparatus for protecting TLB's VPN from soft errors 失效
标题翻译：保护TLB VPN免受软错误的方法和设备
公开(公告)号：US07607048B2
公开(公告)日：2009-10-20
申请号：US11026633
申请日：2004-12-30
申请人： Ugonna C. Echeruo , George Z. Chrysos , John H. Crawford , Shubhendu S. Mukherjee
发明人： Ugonna C. Echeruo , George Z. Chrysos , John H. Crawford , Shubhendu S. Mukherjee
IPC分类号： G06F11/00
CPC分类号： G06F12/1027 , G06F2212/1032 , G06F2212/652 , H04L1/0063
摘要： A method and apparatus for protecting a TLB's VPN from soft errors is described. On a TLB lookup, the incoming virtual address is used to CAM the TLB VPN. In parallel with this CAM operation, parity is computed on the incoming virtual address for the possible page sizes supported by the processor. If a matching VPN is found in the TLB, its payload is read out. The encoded page size is used to select which of the set of pre-computed virtual address parity to compare with the stored parity bit in the TLB entry. This has the advantage of removing the computation of parity on the TLB VPN from the critical path of the TLB lookup. Instead it is now in the TLB fill path.
摘要翻译：描述了一种用于保护TLB的VPN免受软错误的方法和装置。在TLB查找中，传入的虚拟地址用于CAM TLB VPN。与该CAM操作并行，对于处理器支持的可能的页面大小，对传入的虚拟地址计算奇偶校验。如果在TLB中找到匹配的VPN，则读出其有效载荷。编码的页面大小用于选择预先计算的虚拟地址奇偶校验中的哪一个与TLB条目中存储的奇偶校验位进行比较。这具有从TLB查找的关键路径去除TLB VPN上的奇偶校验的计算的优点。相反，它现在在TLB填充路径中。

10. 发明授权

US08209490B2 Protocol for maintaining cache coherency in a CMP 有权
标题翻译：用于在CMP中维护高速缓存一致性的协议
公开(公告)号：US08209490B2
公开(公告)日：2012-06-26
申请号：US10749752
申请日：2003-12-30
申请人： Matthew Mattina , George Z. Chrysos
发明人： Matthew Mattina , George Z. Chrysos
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28 , G06F9/26 , G06F9/34
CPC分类号： G06F12/0813 , G06F12/0811 , G06F12/0831 , G06F12/084
摘要： The present application is a protocol for maintaining cache coherency in a CMP. The CMP design contains multiple processor cores with each core having it own private cache. In addition, the CMP has a single on-ship shared cache. The processor cores and the shared cache may be connected together with a synchronous, unbuffered bidirectional ring interconnect. In the present protocol, a single INVALIDATEANDACKNOWLEDGE message is sent on the ring to invalidate a particular core and acknowledge a particular core.
摘要翻译：本申请是用于在CMP中维持高速缓存一致性的协议。 CMP设计包含多个处理器内核，每个内核都有自己的私有缓存。此外，CMP具有单个在船共享缓存。处理器核心和共享缓存可以与同步的，无缓冲的双向环互连连接在一起。在本协议中，在环上发送单个INVALIDATEANDACKNOWLEDGE消息以使特定核心无效并且确认特定核心。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式