专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110228581A1 STACKED MEMORY DEVICE AND METHOD OF REPAIRING SAME 失效
标题翻译：堆叠式存储器件及其修复方法
公开(公告)号：US20110228581A1
公开(公告)日：2011-09-22
申请号：US13015847
申请日：2011-01-28
申请人： Chul-Woo PARK , Hong-Sun HWANG , Sang-Beom KANG , Won-Seok LEE
发明人： Chul-Woo PARK , Hong-Sun HWANG , Sang-Beom KANG , Won-Seok LEE
IPC分类号： G11C5/02 , G11C29/04
CPC分类号： G11C5/025 , G11C29/80
摘要： A stacked semiconductor memory device comprises memory cell array layers that are stacked in an inverted wedge shape and have different redundancy sizes from each other. The stacked semiconductor memory device has space for vertical connection between layers, a relatively small size, and a relatively high yield.
摘要翻译：层叠的半导体存储器件包括以倒置的楔形堆叠并且具有彼此不同的冗余尺寸的存储单元阵列层。层叠的半导体存储器件具有用于层之间的垂直连接的空间，相对较小的尺寸和相对高的产量。

2. 发明申请

US20080025081A1 VARIABLE RESISTANCE MEMORY DEVICE 有权
标题翻译：可变电阻存储器件
公开(公告)号：US20080025081A1
公开(公告)日：2008-01-31
申请号：US11868992
申请日：2007-10-09
申请人： Beak-Hyung CHO , Jong-Soo SEO , Won-Seok LEE
发明人： Beak-Hyung CHO , Jong-Soo SEO , Won-Seok LEE
IPC分类号： G11C11/00
CPC分类号： G11C13/0069 , G11C11/5678 , G11C13/0004 , G11C2013/0078 , G11C2013/0092 , G11C2213/72 , G11C2213/79
摘要： A variable resistance memory device includes a memory cell array having a plurality of memory cells, a write driver which supplies a step-down set current to the memory cells, where the step-down set current includes a plurality of successive steps of decreasing current magnitude, and a set program control circuit which controls a duration of the step-down set current supplied by the write driver. The set program control circuit controls the duration of the step-down set current in accordance with at least one of data contained in an mode register set (MRS) and a conductive state of a fuse element
摘要翻译：可变电阻存储器件包括具有多个存储器单元的存储单元阵列，一个写入驱动器，其将降压设定电流提供给存储器单元，其中降压设定电流包括多个连续的步骤，其降低电流幅度以及控制由写入驱动器提供的降压设定电流的持续时间的设定程序控制电路。设定程序控制电路根据包含在模式寄存器组（MRS）和熔丝元件的导通状态中的至少一个数据来控制降压设定电流的持续时间

3. 发明申请

US20140157030A1 SYSTEMS HAVING A MAXIMUM SLEEP MODE AND METHOD OF OPERATING THE SAME 有权
标题翻译：具有最大睡眠模式的系统及其操作方法
公开(公告)号：US20140157030A1
公开(公告)日：2014-06-05
申请号：US14091912
申请日：2013-11-27
申请人： Young-Jin PARK , Won-Seok LEE , Il-Guy JUNG
发明人： Young-Jin PARK , Won-Seok LEE , Il-Guy JUNG
IPC分类号： G06F1/32
CPC分类号： G06F1/3275 , G06F1/3209 , G06F1/3225 , Y02D10/13 , Y02D10/14 , Y02D50/20
摘要： A main memory system includes a main memory device including a first memory device implemented with a volatile memory and a second memory device implemented with a non-volatile memory, the main memory system being configured such that, when entering a sleep mode, the memory device reads a portion of data stored in the first memory device to store the read data in the second memory device, and, after the portion of data is read, the first memory device and the second memory device are powered off.
摘要翻译：主存储器系统包括主存储器件，其包括实施有易失性存储器的第一存储器件和由非易失性存储器实现的第二存储器件，所述主存储器系统被配置为使得当进入休眠模式时，存储器件读取存储在第一存储器件中的数据的一部分以将读取的数据存储在第二存储器件中，并且在数据的部分被读取之后，第一存储器件和第二存储器件被断电。

4. 发明申请

US20130166410A1 PAYMENT AGENCY SYSTEM, USER TERMINAL AND MARKET SERVER 审中-公开
标题翻译：付款代理系统，用户终端和市场服务器
公开(公告)号：US20130166410A1
公开(公告)日：2013-06-27
申请号：US13486570
申请日：2012-06-01
申请人： Won-Seok LEE
发明人： Won-Seok LEE
IPC分类号： G06Q30/06
CPC分类号： G06Q30/06
摘要： A payment agency system, a user terminal, and a market server are provided. The payment agency system includes an issue unit that generates at least one payment ticket according to a request of a user terminal and that transmits the at least one payment ticket to the user terminal; and an accounting processor that receives purchase information and a payment ticket of pay digital contents in which the user terminal purchases from a market server and that performs an accounting processing of the pay digital contents using the payment ticket and the purchase information.
摘要翻译：提供支付代理系统，用户终端和市场服务器。支付代理系统包括：发行单元，其根据用户终端的请求生成至少一个支付单，并将该至少一个支付单发送给用户终端; 以及会计处理器，其接收购买信息和用户终端从市场服务器购买的付费数字内容的支付票，并且使用支付票和购买信息执行付费数字内容的会计处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式