会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Low jitter ring oscillator architecture
    • 低抖动环形振荡器架构
    • US06650191B2
    • 2003-11-18
    • US10213859
    • 2002-08-07
    • Charles M. BranchLieyi FangDaramana GataJames R. Hochschild
    • Charles M. BranchLieyi FangDaramana GataJames R. Hochschild
    • H03B100
    • H03K3/0322H03K3/012
    • A low power and low jitter CMOS ring oscillator having a novel architecture that includes fully symmetrical differential current steering delay cells. This novel ring oscillator includes a first capacitor coupled between the first power supply rail and a bias voltage input. At least one stage couples across the first capacitor. Each stage includes a first transistor, a second capacitor, and a fully symmetrical differential delay cell. In an embodiment, the first transistor may be a PMOS transistor, where the drain of the first PMOS transistor connects to the first power supply rail and the gate of the first PMOS transistor couple to the bias voltage input. The second capacitor couples between the source of the first transistor and ground and acts as a low pass filter. As a result, the second capacitor minimizes the effects of the thermal and flicker noise of the devices which provide the tail current. The fully symmetrical differential delay cell includes a control input, a differential input and a differential output. The control input couples to the source of the first PMOS transistor. When one stage is present, the differential input couples to the differential output. When more than one stage is present, the differential outputs couple to the differential inputs of the concurrent delay cell. In addition, the delay cell in the last stage couples to the differential input of the delay cell in the first stage.
    • 具有新颖架构的低功率和低抖动CMOS环形振荡器,其包括完全对称的差动电流转向延迟单元。 该新颖的环形振荡器包括耦合在第一电源轨和偏置电压输入之间的第一电容器。 至少一级耦合在第一个电容上。 每个级包括第一晶体管,第二电容器和完全对称的差分延迟单元。 在一个实施例中,第一晶体管可以是PMOS晶体管,其中第一PMOS晶体管的漏极连接到第一电源轨,并且第一PMOS晶体管的栅极耦合到偏置电压输入。 第二电容器耦合在第一晶体管的源极和地之间并用作低通滤波器。 结果,第二电容器最小化提供尾电流的器件的热和闪烁噪声的影响。 完全对称的差分延迟单元包括控制输入,差分输入和差分输出。 控制输入​​耦合到第一PMOS晶体管的源极。 当存在一个级时,差分输入耦合到差分输出。 当存在多个级时,差分输出耦合到并行延迟单元的差分输入。 此外,最后级中的延迟单元耦合到第一级中的延迟单元的差分输入。
    • 2. 发明授权
    • Timed make-before-break circuit for analog switch control
    • 用于模拟开关控制的定时断开电路
    • US5355036A
    • 1994-10-11
    • US975025
    • 1992-11-12
    • Daramana Gata
    • Daramana Gata
    • H03K17/00H03K17/16
    • H03K17/16H03K17/002
    • A timed make-before-break circuit for analog switch control is provided. The invention contains one or more delay circuit and more than one logic gate. Each logic gate has one logic gate input line connected to a delay circuit input line and another logic gate input line connected to a delay circuit output line. The logic gate input lines are connected to the delay circuit input line and the delay circuit output line from the same delay circuit. The invention also has more than one switch. Each switch has an input control line connected to a logic gate output line.
    • 提供了一种用于模拟开关控制的定时断开电路。 本发明包含一个或多个延迟电路和多于一个的逻辑门。 每个逻辑门具有连接到延迟电路输入线的一个逻辑门输入线和连接到延迟电路输出线的另一个逻辑门输入线。 逻辑门输入线连接到延迟电路输入线和来自相同延迟电路的延迟电路输出线。 本发明还具有多个开关。 每个开关具有连接到逻辑门输出线的输入控制线。