会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Shift-register circuit and shift-register unit
    • 移位寄存器电路和移位寄存器单元
    • US06829322B2
    • 2004-12-07
    • US10617782
    • 2003-07-14
    • Jun-Ren ShihShang-Li ChenBo-Wen WangJan-Ruei Lin
    • Jun-Ren ShihShang-Li ChenBo-Wen WangJan-Ruei Lin
    • G11C1900
    • G11C19/00G11C19/28
    • A shift-register unit. The first transistor includes a first source/drain coupled to a first terminal, a second source/drain, and a first gate coupled to a reset signal to stop the shift-register unit outputting a pulse signal. The second transistor includes a third source/drain coupled to the second source/drain, a fourth source/drain coupled to a second terminal, and a second gate coupled to a setting signal to initial the shift-register unit. The third transistor includes a fifth source/drain coupled to an output terminal, a third gate coupled to the second source/drain and a sixth source/drain coupled to a clock signal to start outputting the pulse signal. The fourth transistor includes a seventh source/drain coupled to the first terminal, an eighth source/drain coupled to the output terminal and a fourth gate coupled to a refresh signal to set a voltage level of the shift-register unit in a standby mode.
    • 移位寄存器单元。 第一晶体管包括耦合到第一端子的第一源极/漏极,第二源极/漏极以及耦合到复位信号的第一栅极,以停止移位寄存器单元输出脉冲信号。 第二晶体管包括耦合到第二源极/漏极的第三源极/漏极,耦合到第二端子的第四源极/漏极和耦合到设置信号的第二栅极以初始化移位寄存器单元。 第三晶体管包括耦合到输出端的第五源极/漏极,耦合到第二源极/漏极的第三栅极和耦合到时钟信号的第六源极/漏极,以开始输出脉冲信号。 第四晶体管包括耦合到第一端子的第七源极/漏极,耦合到输出端子的第八源极/漏极和耦合到刷新信号的第四栅极,以将待机模式中的移位寄存器单元的电压电平设置。
    • 5. 发明授权
    • Spread spectrum clock signal generator
    • 扩频时钟信号发生器
    • US08259774B2
    • 2012-09-04
    • US12478166
    • 2009-06-04
    • Chien-Yu ChanShao-Ping HungJun-Ren Shih
    • Chien-Yu ChanShao-Ping HungJun-Ren Shih
    • H04B1/00H04L7/00
    • H04B15/04
    • A spread spectrum clock signal generator for spreading an input clock signal into an output clock signal includes a clock signal delay chain for delaying the input clock signal into a delay clock signal group having a plurality of delay clock signals, a modulation controller for outputting a counter clock signal control signal, a clock signal selection circuit for selecting, from the delay clock signal group, a modulation clock signal group having a plurality of modulation clock signals, a programmable counter for generating a counting value according to a counter clock signal, and a clock signal output unit for combining the modulation clock signals into the output clock signal according to the counting value, and further generating the counter clock signal, outputted to the programmable counter, according to the counter clock signal control signal.
    • 用于将输入时钟信号扩展为输出时钟信号的扩频时钟信号发生器包括用于将输入时钟信号延迟为具有多个延迟时钟信号的延迟时钟信号组的时钟信号延迟链,用于输出计数器的调制控制器 时钟信号控制信号,用于从延迟时钟信号组中选择具有多个调制时钟信号的调制时钟信号组的时钟信号选择电路,用于根据计数器时钟信号产生计数值的可编程计数器,以及 时钟信号输出单元,用于根据计数值将调制时钟信号组合成输出时钟信号,并根据计数器时钟信号控制信号进一步产生输出到可编程计数器的计数器时钟信号。
    • 6. 发明授权
    • Unit gain buffer
    • 单位增益缓冲器
    • US06552708B1
    • 2003-04-22
    • US09657259
    • 2000-09-07
    • Bo-Wen WangJun-Ren ShihShang-Li Chen
    • Bo-Wen WangJun-Ren ShihShang-Li Chen
    • G04G336
    • G09G3/2011G09G3/3648G09G3/3685G09G2310/0291H03F3/505
    • The present invention is related to a unit gain buffer of the driver circuit to drive the data line in the filed of LCD data driver, further to be preferably applied to the new TFT-LCD processing of low temperature poly-silicon. This invention is using the plurality of PMOS transistor connection to result in the almost same value between the Vout and Vin. There is no using of the feedback connection in this invention, so the using of the compensation capacitor can be avoided, furthermore the data driver layout area of the LCD driver can be reduced. This invention can improve the defect of the larger layout area result from the prior art.
    • 本发明涉及用于驱动LCD数据驱动器领域的数据线的驱动电路的单位增益缓冲器,进一步优选地应用于低温多晶硅的新TFT-LCD处理。 本发明使用多个PMOS晶体管连接导致Vout和Vin之间几乎相同的值。 在本发明中没有使用反馈连接,因此可以避免使用补偿电容器,此外可以降低LCD驱动器的数据驱动器布局面积。 本发明可以改善现有技术中较大布局区域结果的缺陷。
    • 7. 发明申请
    • SPREAD SPECTRUM CLOCK SIGNAL GENERATOR
    • 传播频谱信号发生器
    • US20090323768A1
    • 2009-12-31
    • US12478166
    • 2009-06-04
    • Chien-Yu ChanShao-Ping HungJun-Ren Shih
    • Chien-Yu ChanShao-Ping HungJun-Ren Shih
    • H04B1/00
    • H04B15/04
    • A spread spectrum clock signal generator for spreading an input clock signal into an output clock signal includes a clock signal delay chain for delaying the input clock signal into a delay clock signal group having a plurality of delay clock signals, a modulation controller for outputting a counter clock signal control signal, a clock signal selection circuit for selecting, from the delay clock signal group, a modulation clock signal group having a plurality of modulation clock signals, a programmable counter for generating a counting value according to a counter clock signal, and a clock signal output unit for combining the modulation clock signals into the output clock signal according to the counting value, and further generating the counter clock signal, outputted to the programmable counter, according to the counter clock signal control signal.
    • 用于将输入时钟信号扩展为输出时钟信号的扩频时钟信号发生器包括用于将输入时钟信号延迟为具有多个延迟时钟信号的延迟时钟信号组的时钟信号延迟链,用于输出计数器的调制控制器 时钟信号控制信号,用于从延迟时钟信号组中选择具有多个调制时钟信号的调制时钟信号组的时钟信号选择电路,用于根据计数器时钟信号产生计数值的可编程计数器,以及 时钟信号输出单元,用于根据计数值将调制时钟信号组合成输出时钟信号,并根据计数器时钟信号控制信号进一步产生输出到可编程计数器的计数器时钟信号。
    • 9. 发明授权
    • Active matrix led pixel driving circuit
    • 有源矩阵LED像素驱动电路
    • US06891520B2
    • 2005-05-10
    • US10232705
    • 2002-09-03
    • Shang-Li ChenChien-Ru ChenJun-Ren Shih
    • Shang-Li ChenChien-Ru ChenJun-Ren Shih
    • H01L51/50G09G3/20G09G3/30G09G3/32
    • G09G3/3241G09G3/325G09G2300/0842G09G2320/0233
    • A circuit for driving active matrix LED pixels, having a capacitor, a light emitting diode, and a first and second transistor. The capacitor is connected between a gate and source of the first transistor, and the second transistor has a source connected to a drain of the first transistor and a gate connected to receive a first voltage by which the first and second transistor operates in a saturation region, and a current switch controlled by a scan signal, wherein a first current corresponding to a data signal flows through the first and second transistor to generate a second voltage stored on the capacitor when the current switch is closed, and a second current through the first and second transistor is generated by the second voltage stored on the capacitor to turn on the light emitting diode when the current switch is opened.
    • 用于驱动有源矩阵LED像素的电路,具有电容器,发光二极管以及第一和第二晶体管。 电容器连接在第一晶体管的栅极和源极之间,并且第二晶体管具有连接到第一晶体管的漏极的源极和连接的栅极,以接收第一和第二晶体管在饱和区域中工作的第一电压 以及由扫描信号控制的电流开关,其中对应于数据信号的第一电流流过所述第一和第二晶体管,以在所述电流开关闭合时产生存储在所述电容器上的第二电压,以及通过所述第一电流的第二电流 并且当电流开关断开时,通过存储在电容器上的第二电压产生第二晶体管,以接通发光二极管。