会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Single crystal fuse on air in bulk silicon
    • 单晶保险丝在散装硅中的空气中
    • US07745855B2
    • 2010-06-29
    • US11867268
    • 2007-10-04
    • William K. HensonDeok-Kee KimChandrasekharan KothandaramanByeongju Park
    • William K. HensonDeok-Kee KimChandrasekharan KothandaramanByeongju Park
    • H01L27/10
    • H01L23/5256H01L28/20H01L2924/0002H01L2924/00
    • An integrated eFUSE device is formed by forming a silicon “floating beam” on air, whereupon the fusible portion of the eFUSE device resides. This beam extends between two larger, supporting terminal structures. “Undercutting” techniques are employed whereby a structure is formed atop a buried layer, and that buried layer is removed by selective etching. Whereby a “floating” silicide eFUSE conductor is formed on a silicon beam structure. In its initial state, the eFUSE silicide is highly conductive, exhibiting low electrical resistance (the “unblown state of the eFUSE). When a sufficiently large current is passed through the eFUSE conductor, localized heating occurs. This heating causes electromigration of the silicide into the silicon beam (and into surrounding silicon, thereby diffusing the silicide and greatly increasing its electrical resistance. When the current source is removed, the silicide remains permanently in this diffused state, the “blown” state of the eFUSE.
    • 通过在空气中形成硅“浮动光束”形成集成eFUSE装置,于是eFUSE装置的可熔部分驻留。 该梁在两个较大的支撑端子结构之间延伸。 采用“底切”技术,由此在掩埋层顶部形成结构,并且通过选择性蚀刻去除掩埋层。 由此在硅梁结构上形成“浮动”硅化物eFUSE导体。 在其初始状态下,eFUSE硅化物具有高导电性,表现出低电阻(eFUSE的未吹出状态)。 当足够大的电流通过eFUSE导体时,发生局部加热。 这种加热导致硅化物的电迁移到硅束(并进入周围的硅,从而扩散硅化物,并大大增加其电阻。当电流源被去除时,硅化物永久地保持在这种扩散状态,“吹”状态 eFUSE。
    • 9. 发明申请
    • SINGLE CRYSTAL FUSE ON AIR IN BULK SILICON
    • 单晶硅中的单晶保险丝
    • US20090090993A1
    • 2009-04-09
    • US11867268
    • 2007-10-04
    • William K. HensonDeok-Kee KimChandrasekharan KothandaramanByeongju Park
    • William K. HensonDeok-Kee KimChandrasekharan KothandaramanByeongju Park
    • H01L29/00H01L21/02
    • H01L23/5256H01L28/20H01L2924/0002H01L2924/00
    • An integrated eFUSE device is formed by forming a silicon “floating beam” on air, whereupon the fusible portion of the eFUSE device resides. This beam extends between two larger, supporting terminal structures. “Undercutting” techniques are employed whereby a structure is formed atop a buried layer, and that buried layer is removed by selective etching. Whereby a “floating” silicide eFUSE conductor is formed on a silicon beam structure. In its initial state, the eFUSE silicide is highly conductive, exhibiting low electrical resistance (the “unblown state of the eFUSE). When a sufficiently large current is passed through the eFUSE conductor, localized heating occurs. This heating causes electromigration of the silicide into the silicon beam (and into surrounding silicon, thereby diffusing the silicide and greatly increasing its electrical resistance. When the current source is removed, the silicide remains permanently in this diffused state, the “blown” state of the eFUSE.
    • 通过在空气中形成硅“浮动光束”形成集成eFUSE装置,于是eFUSE装置的可熔部分驻留。 该梁在两个更大的支撑端子结构之间延伸。 采用“底切”技术,由此在掩埋层顶部形成结构,并且通过选择性蚀刻去除掩埋层。 由此在硅梁结构上形成“浮动”硅化物eFUSE导体。 在初始状态下,eFUSE硅化物具有高导电性,表现出较低的电阻(eFUSE的未吹出状态),当足够大的电流通过eFUSE导体时,发生局部加热,该加热导致硅化物的电迁移 (并且进入周围的硅,从而扩散硅化物并大大增加其电阻。当电流源被去除时,硅化物永久地保持在这种扩散状态,eFUSE的“吹”状态。
    • 10. 发明授权
    • Metal gate compatible electrical fuse
    • 金属门兼容电保险丝
    • US08163640B2
    • 2012-04-24
    • US11874385
    • 2007-10-18
    • Xiangdong ChenDeok-kee KimChandrasekharan Kothandaraman
    • Xiangdong ChenDeok-kee KimChandrasekharan Kothandaraman
    • H01L27/06H01L21/3205
    • H01L27/0617H01L23/5256H01L29/4238H01L2924/0002H01L2924/00
    • A dielectric material layer is formed on a metal gate layer for a metal gate electrode, and then lithographically patterned to form a dielectric material portion, followed by formation of a polycrystalline semiconductor layer thereupon. A semiconductor device employing a metal gate electrode is formed in a region of the semiconductor substrate containing a vertically abutting stack of the metal gate layer and the polycrystalline semiconductor layer. A material stack in the shape of an electrical fuse is formed in another region of the semiconductor substrate containing a vertical stack of the metal gate layer, the dielectric material portion, and the polycrystalline semiconductor layer. After metallization of the polycrystalline semiconductor layer, an electrical fuse containing a polycrystalline semiconductor portion and a metal semiconductor alloy portion is formed over the dielectric material portion that separates the electrical fuse from the metal gate layer.
    • 在用于金属栅电极的金属栅极层上形成电介质材料层,然后通过光刻图案形成电介质材料部分,随后在其上形成多晶半导体层。 在包含金属栅极层和多晶半导体层的垂直邻接堆叠的半导体基板的区域中形成采用金属栅电极的半导体器件。 形成有电熔丝形状的材料堆叠形成在半导体衬底的另一区域中,该区域包含金属栅极层,电介质材料部分和多晶半导体层的垂直叠层。 在多晶半导体层的金属化之后,在将电熔丝与金属栅极层分离开的电介质材料部分上形成包含多晶半导体部分和金属半导体合金部分的电熔丝。