专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07415264B2 Low noise filter for a wireless receiver 有权
标题翻译：无线接收机的低噪声滤波器
公开(公告)号：US07415264B2
公开(公告)日：2008-08-19
申请号：US10949534
申请日：2004-09-25
申请人： Aly Ismail , John E. Vasa , Balasubramanian Ramachandran
发明人： Aly Ismail , John E. Vasa , Balasubramanian Ramachandran
IPC分类号： H04B1/16 , H04B1/10
CPC分类号： H04B1/30 , H03F3/45968 , H03F2200/294 , H03F2200/372
摘要： A low noise filter is arranged to receive an input signal from a downconverter. The low noise filter is constructed to block or cancel any DC offset in the input signal, as well as filter selected frequency components from the input signal. The low noise filter uses a shared capacitor both to handle the DC offset and to set filter response characteristics. As the low noise filter is implemented with a Frequency Dependent Negative Resistance (FDNR) device, the shared capacitor may be relatively small. The low noise filter has a load capacitor, with the output of the load capacitor coupled to a bias resistor and voltage. This bias structure cooperates with the load capacitor to set a high cutoff frequency for the low noise filter useful for blocking or canceling the DC offset.
摘要翻译：低噪声滤波器布置成从下变频器接收输入信号。低噪声滤波器被构造为阻挡或消除输入信号中的任何DC偏移，以及从输入信号中滤除所选择的频率分量。低噪声滤波器使用共享电容器来处理DC偏移并设置滤波器响应特性。由于利用频率相关负电阻（FDNR）器件实现低噪声滤波器，所以共享电容器可能相对较小。低噪声滤波器具有负载电容，负载电容的输出耦合到偏置电阻和电压。该偏置结构与负载电容器配合，为低噪声滤波器设置高截止频率，可用于阻断或抵消DC偏移。

2. 发明申请

US20060068749A1 Low noise filter for a wireless receiver 有权
标题翻译：无线接收机的低噪声滤波器
公开(公告)号：US20060068749A1
公开(公告)日：2006-03-30
申请号：US10949534
申请日：2004-09-25
申请人： Aly Ismail , John Vasa , Balasubramanian Ramachandran
发明人： Aly Ismail , John Vasa , Balasubramanian Ramachandran
IPC分类号： H04B1/16
CPC分类号： H04B1/30 , H03F3/45968 , H03F2200/294 , H03F2200/372
摘要： A low noise filter is arranged to receive an input signal from a downconverter. The low noise filter is constructed to block or cancel any DC offset in the input signal, as well as filter selected frequency components from the input signal. The low noise filter uses a shared capacitor both to handle the DC offset and to set filter response characteristics. As the low noise filter is implemented with a Frequency Dependent Negative Resistance (FDNR) device, the shared capacitor may be relatively small. The low noise filter has a load capacitor, with the output of the load capacitor coupled to a bias resistor and voltage. This bias structure cooperates with the load capacitor to set a high cutoff frequency for the low noise filter useful for blocking or canceling the DC offset.
摘要翻译：低噪声滤波器布置成从下变频器接收输入信号。低噪声滤波器被构造为阻挡或消除输入信号中的任何DC偏移，以及从输入信号中滤除所选择的频率分量。低噪声滤波器使用共享电容器来处理DC偏移并设置滤波器响应特性。由于利用频率相关负电阻（FDNR）器件实现低噪声滤波器，所以共享电容器可能相对较小。低噪声滤波器具有负载电容，负载电容的输出耦合到偏置电阻和电压。该偏置结构与负载电容器配合，为低噪声滤波器设置高截止频率，可用于阻断或抵消DC偏移。

3. 发明申请

US20080048773A1 METHOD AND APPARATUS FOR DC OFFSET CANCELLATION IN AMPLIFIERS 有权
标题翻译：放大器中DC偏移消除的方法和装置
公开(公告)号：US20080048773A1
公开(公告)日：2008-02-28
申请号：US11466465
申请日：2006-08-23
申请人： Amr Fahim , Hassan Elwan , Aly Ismail
发明人： Amr Fahim , Hassan Elwan , Aly Ismail
IPC分类号： H03F1/02
CPC分类号： H03F3/45475 , H03F3/45968 , H03F3/45977 , H03F2200/78 , H03F2203/45212 , H03F2203/45424 , H03F2203/45438 , H03F2203/45444 , H03F2203/45618
摘要： A system, circuit, and method of canceling DC offset errors in cascaded amplifiers comprises arranging a plurality of any of analog voltage and analog current amplifier stages in any of cascaded and parallel configurations; operatively connecting a feedback comparator and digital logic in a feedback path around a given amplifier, wherein the digital logic comprises a finite state machine implementing an adaptive search algorithm comprising fixed switching and modulated switching; operatively connecting a switch at a differential input of the amplifier to short both input terminals of the amplifier; performing fixed switching on binary weighted elements generating discrete analog steps used to vary any of DC offset voltage and current at the input of the amplifier; and performing modulated switching on at least one lower least significant bit (LSB) of all bits used to vary the any of the DC offset voltage and current.
摘要翻译：在级联放大器中消除DC偏移误差的系统，电路和方法包括以任何级联和并联配置布置多个模拟电压和模拟电流放大器级; 在给定的放大器周围的反馈路径中可操作地连接反馈比较器和数字逻辑，其中数字逻辑包括实现包括固定切换和调制切换的自适应搜索算法的有限状态机; 可操作地连接放大器的差分输入端的开关以缩短放大器的两个输入端子; 对二进制加权元件执行固定切换，产生用于改变放大器输入处的DC偏移电压和电流中的任何一个的离散模拟步骤; 以及对用于改变DC偏移电压和电流中的任何一个的所有位的至少一个较低最低有效位（LSB）执行调制开关。

4. 发明申请

US20070218855A1 System and method for performing RF filtering 审中-公开
标题翻译：执行射频滤波的系统和方法
公开(公告)号：US20070218855A1
公开(公告)日：2007-09-20
申请号：US11377721
申请日：2006-03-16
申请人： Aly Ismail , Edward Youssoufian , Hassan Elwan , Frank Carr
发明人： Aly Ismail , Edward Youssoufian , Hassan Elwan , Frank Carr
IPC分类号： H04B1/26
CPC分类号： H04B1/30 , H03D7/1441 , H03D7/1466 , H03D7/1483 , H03D7/165
摘要： A method of filtering and a RF filtering circuit comprising a LO adapted to generate in-phase and quadrature LO baseband signals; a quadrature passive mixer operatively connected to the LO; a filtering impedance operatively connected to the quadrature passive mixer, wherein the voltage at an input node of the quadrature passive mixer comprises the voltage across the filtering impedance up-converted to a frequency of a LO baseband signal received by the quadrature passive mixer. Preferably, the voltage across the filtering impedance comprises a frequency of an input signal of the quadrature passive mixer down-converted by a frequency of the in-phase and quadrature LO baseband signals and filtered by the filtering impedance.
摘要翻译：一种滤波方法和RF滤波电路，包括适于产生同相和正交LO基带信号的LO; 可操作地连接到LO的正交无源混频器; 滤波阻抗可操作地连接到正交无源混频器，其中正交无源混频器的输入节点处的电压包括上变频到由正交无源混频器接收的LO基带信号的频率的滤波阻抗上的电压。优选地，滤波阻抗两端的电压包括被同相和正交LO基带信号的频率下变频的正交无源混频器的输入信号的频率，并被滤波阻抗滤波。

5. 发明授权

US07525372B2 Noise shaped n th order filter 失效
标题翻译：噪声形n级滤波器
公开(公告)号：US07525372B2
公开(公告)日：2009-04-28
申请号：US11683651
申请日：2007-03-08
申请人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
发明人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
IPC分类号： H03B1/00 , H03K5/00
CPC分类号： H03H11/04
摘要： A low noise nth order filter, system, and method includes a plurality of nested general immittance converters (GICs) operatively connected to one another in successive GIC stages; and a capacitor operatively connected to each of the GICs, wherein a first successive GIC stage begins at a first node located in between a previous GIC stage and a corresponding capacitor operatively connected to the previous GIC stage. A second successive GIC stage begins at a second node located in between the first node and the first successive GIC stage. The filter may further comprise a resistor operatively connected to at least one successive GIC stage, wherein the resistor is preferably located in between the first node and the first successive GIC stage.
摘要翻译：低噪声第n阶滤波器，系统和方法包括在连续GIC阶段中可操作地彼此连接的多个嵌套通用导纳转换器（GIC）; 以及可操作地连接到每个GIC的电容器，其中第一连续GIC级开始于位于先前GIC级与可操作地连接到先前GIC级的对应电容器之间的第一节点处。第二个连续的GIC阶段从位于第一节点和第一连续GIC阶段之间的第二节点开始。滤波器还可以包括可操作地连接到至少一个连续GIC级的电阻器，其中电阻优选地位于第一节点和第一连续GIC级之间。

6. 发明申请

US20080220737A1 NOISE SHAPED NTH ORDER FILTER 失效
标题翻译：噪音形状的第N个订单过滤器
公开(公告)号：US20080220737A1
公开(公告)日：2008-09-11
申请号：US11683651
申请日：2007-03-08
申请人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
发明人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
IPC分类号： H04B1/10
CPC分类号： H03H11/04
摘要： A low noise nth order filter, system, and method includes a plurality of nested general immittance converters (GICs) operatively connected to one another in successive GIC stages; and a capacitor operatively connected to each of the GICs, wherein a first successive GIC stage begins at a first node located in between a previous GIC stage and a corresponding capacitor operatively connected to the previous GIC stage. A second successive GIC stage begins at a second node located in between the first node and the first successive GIC stage. The filter may further comprise a resistor operatively connected to at least one successive GIC stage, wherein the resistor is preferably located in between the first node and the first successive GIC stage.
摘要翻译：低噪声第n阶滤波器，系统和方法包括在连续GIC阶段中可操作地彼此连接的多个嵌套通用导纳转换器（GIC）; 以及可操作地连接到每个GIC的电容器，其中第一连续GIC级开始于位于先前GIC级与可操作地连接到先前GIC级的对应电容器之间的第一节点处。第二个连续的GIC阶段从位于第一节点和第一连续GIC阶段之间的第二节点开始。滤波器还可以包括可操作地连接到至少一个连续GIC级的电阻器，其中电阻优选地位于第一节点和第一连续GIC级之间。

7. 发明申请

US20080130799A1 STEPPED AUTOMATIC GAIN CONTROL FOR OFDM SYSTEMS 有权
标题翻译： OFDM系统的步进自动增益控制
公开(公告)号：US20080130799A1
公开(公告)日：2008-06-05
申请号：US11565003
申请日：2006-11-30
申请人： Nabil Yousef , Aly Ismail , Edward Youssoufian
发明人： Nabil Yousef , Aly Ismail , Edward Youssoufian
IPC分类号： H04L27/08
CPC分类号： H03G3/3078 , H03G3/3068 , H04L27/2647
摘要： A system and method for performing stepped automatic gain control (AGC) for orthogonal-frequency-division-multiplexing (OFDM) applications comprises a radio frequency (RF) tuner and an OFDM demodulator operatively connected to the RF tuner, the OFDM demodulator comprising logic circuitry adapted to (i) detect OFDM symbols from a stream of data; (ii) detect boundaries of the OFDM symbols; (iii) detect a cyclic prefix duration of data values associated with the OFDM symbols; and (iv) provide a feedback to the RF tuner of the information pertaining to the boundaries of the OFDM symbols and the cyclic prefix duration.
摘要翻译：用于对正交频分复用（OFDM）应用执行步进式自动增益控制（AGC）的系统和方法包括射频（RF）调谐器和可操作地连接到RF调谐器的OFDM解调器，OFDM解调器包括逻辑电路适于（i）从数据流检测OFDM符号; （ii）检测OFDM符号的边界; （iii）检测与所述OFDM符号相关联的数据值的循环前缀持续时间; 以及（iv）向RF调谐器提供与OFDM符号的边界有关的信息和循环前缀持续时间的反馈。

8. 发明申请

US20070296490A1 dB-linear analog variable gain amplifier (VGA) realization system and method 有权
标题翻译： dB线性模拟可变增益放大器（VGA）实现系统和方法
公开(公告)号：US20070296490A1
公开(公告)日：2007-12-27
申请号：US11472138
申请日：2006-06-21
申请人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
发明人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
IPC分类号： H03G3/20
CPC分类号： H03G7/06 , H03G1/0088 , H03G3/001 , H03G3/3047
摘要： A dB-linear variable gain amplifier, a method for creation, and a system includes an amplifier; a pair of resistor arrays operatively connected to the amplifier, wherein each resistor array comprises MOS transistor resistive switches; a differential ramp-generator circuit operatively connected to the pair of resistor arrays; and voltage control lines generated by the differential ramp-generator circuit, wherein the voltage control lines are operatively connected to each of the MOS transistor resistive switches in the pair of resistor arrays. The number of the voltage control lines that are operatively connected to the each of the MOS transistor resistive switches is equal to the number of resistors in a particular resistor array. The differential ramp-generator circuit is preferably operable to take an automatic gain control voltage and generate a series of differential ramp voltages and apply the series of differential ramp voltages to one of the MOS transistor resistive switches.
摘要翻译：一个dB线性可变增益放大器，一种创建方法和一个系统，包括放大器; 一对可操作地连接到放大器的电阻器阵列，其中每个电阻器阵列包括MOS晶体管电阻开关; 差分斜坡发生器电路，可操作地连接到所述一对电阻器阵列; 以及由差分斜坡发生器电路产生的电压控制线，其中电压控制线可操作地连接到该对电阻器阵列中的每个MOS晶体管电阻开关。可操作地连接到每个MOS晶体管电阻开关的电压控制线的数量等于特定电阻器阵列中的电阻器的数量。差分斜坡发生器电路优选地可操作以获取自动增益控制电压并产生一系列差分斜坡电压，并将一系列差分斜坡电压施加到MOS晶体管电阻开关之一。

9. 发明申请

US20070218857A1 Low power highly linear RF downconverter 有权
标题翻译：低功率高线性RF下变频器
公开(公告)号：US20070218857A1
公开(公告)日：2007-09-20
申请号：US11378558
申请日：2006-03-17
申请人： Aly Ismail , Edward Youssoufian , Hassan Elwan , Frank Carr
发明人： Aly Ismail , Edward Youssoufian , Hassan Elwan , Frank Carr
IPC分类号： H04B1/26
CPC分类号： H03D7/161
摘要： A technique for downconverting a RF signal comprises an antenna adapted to receive an RF signal; a transconductance amplifier connected to the antenna and adapted to amplify the RF signal; a passive mixer connected to the transconductance amplifier and adapted for current domain mixing of electrical current transferred from the transconductance amplifier; and a load impedance connected to the passive mixer. The load impedance may comprise a parallel combination of a frequency dependent negative resistance component, a capacitor, and a resistor. The load impedance may comprise a pair of complex poles, a pair of imaginary zeros, and a real pole. Voltages at an input and an output of the passive mixer are related such that the input voltage of the passive mixer is an upconverted version of the output voltage of the passive mixer, wherein the input voltage of the passive mixer is at an output of the transconductance amplifier.
摘要翻译：用于下变频RF信号的技术包括适于接收RF信号的天线; 连接到天线并适于放大RF信号的跨导放大器; 连接到跨导放大器的无源混频器，适用于从跨导放大器传输的电流的电流域混合; 以及连接到无源混频器的负载阻抗。负载阻抗可以包括频率依赖负电阻分量，电容器和电阻器的并联组合。负载阻抗可以包括一对复极点，一对假想零点和实数极点。无源混频器的输入和输出端的电压与无源混频器的输入电压是无源混频器的输出电压的上变频版本相关，其中无源混频器的输入电压处于跨导输出端放大器

10. 发明授权

US07352238B2 dB-linear analog variable gain amplifier (VGA) realization system and method 有权
标题翻译： dB线性模拟可变增益放大器（VGA）实现系统和方法
公开(公告)号：US07352238B2
公开(公告)日：2008-04-01
申请号：US11472138
申请日：2006-06-21
申请人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
发明人： Hassan Elwan , Amr Fahim , Aly Ismail , Edward Youssoufian
IPC分类号： H03F1/36
CPC分类号： H03G7/06 , H03G1/0088 , H03G3/001 , H03G3/3047
摘要： A dB-linear variable gain amplifier, a method for creation, and a system includes an amplifier; a pair of resistor arrays operatively connected to the amplifier, wherein each resistor array comprises MOS transistor resistive switches; a differential ramp-generator circuit operatively connected to the pair of resistor arrays; and voltage control lines generated by the differential ramp-generator circuit, wherein the voltage control lines are operatively connected to each of the MOS transistor resistive switches in the pair of resistor arrays. The number of the voltage control lines that are operatively connected to the each of the MOS transistor resistive switches is equal to the number of resistors in a particular resistor array. The differential ramp-generator circuit is preferably operable to take an automatic gain control voltage and generate a series of differential ramp voltages and apply the series of differential ramp voltages to one of the MOS transistor resistive switches.
摘要翻译：一个dB线性可变增益放大器，一种创建方法和一个系统，包括放大器; 一对可操作地连接到放大器的电阻器阵列，其中每个电阻器阵列包括MOS晶体管电阻开关; 差分斜坡发生器电路，可操作地连接到所述一对电阻器阵列; 以及由差分斜坡发生器电路产生的电压控制线，其中电压控制线可操作地连接到该对电阻器阵列中的每个MOS晶体管电阻开关。可操作地连接到每个MOS晶体管电阻开关的电压控制线的数量等于特定电阻器阵列中的电阻器的数量。差分斜坡发生器电路优选地可操作以获得自动增益控制电压并产生一系列差分斜坡电压，并将一系列差分斜坡电压施加到MOS晶体管电阻开关之一。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式