会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Planar airbridge RF terminal MEMS switch
    • 平面飞桥RF终端MEMS开关
    • US06218911B1
    • 2001-04-17
    • US09352999
    • 1999-07-13
    • Alvin M. KongRobert B. StokesJoseph P. TrieuRahil U. BhoraniaMichael D. Lammert
    • Alvin M. KongRobert B. StokesJoseph P. TrieuRahil U. BhoraniaMichael D. Lammert
    • H01H5900
    • H01H59/0009H01H2001/0078H01H2059/0027
    • An RF switch and a process for fabricating an RF switch which includes multiple throws and can be fabricated utilizing only a single layer of metallization. The switch in accordance with the present invention includes an airbridge suspended beam disposed adjacent to one or more metal traces. One or more control pads are disposed adjacent to the airbridged suspended beam to operate the switch electrostatically. The suspended beam as well as the metal traces and contact pads are all fabricated with a single metallization layer. The switch is configured such that deflection of the beam is in a plane generally parallel to the plane of the substrate. By eliminating multiple metallization layers, the complexity for fabricating the switch is greatly reduced. Moreover, the switch configuration also allows multiple throws and multiple poles using a single level of metallization.
    • RF开关和用于制造RF开关的过程,其包括多个投掷并且可以仅使用单个金属化层制造。 根据本发明的开关包括邻近一个或多个金属迹线设置的空中悬臂梁。 一个或多个控制焊盘被布置成与节气门悬挂梁相邻,以静电地操作开关。 悬挂梁以及金属轨迹和接触垫都用单个金属化层制造。 开关被配置成使得光束的偏转在大致平行于衬底的平面的平面中。 通过消除多个金属化层,大大减少了用于制造开关的复杂性。 此外,开关配置还允许使用单个金属化级别的多个引线和多极。
    • 2. 发明授权
    • Method of forming closely spaced metal electrodes in a semiconductor
device
    • 在半导体器件中形成紧密间隔的金属电极的方法
    • US5486483A
    • 1996-01-23
    • US312845
    • 1994-09-27
    • Michael D. Lammert
    • Michael D. Lammert
    • H01L21/28H01L21/285H01L21/331H01L29/73H01L29/737H01L21/265
    • H01L29/66318
    • A method of forming closely spaced metal electrodes contacting different regions of a semiconductor device is disclosed. The method includes first depositing a sacrificial layer over a developing semiconductor structure. Next, a photoresist layer is deposited over the sacrificial layer and then patterned and developed with a re-entrant profile opening. An opening in the dielectric layer is formed to expose a first semiconductor layer through the re-entrant profile using an anisotropic etch. The photoresist opening is enlarged by removing a portion of the photoresist layer. Then, a metal layer is deposited over the entire structure such that the metal contacts the first semiconductor layer and extends over a portion of the sacrificial layer. The photoresist layer, the sacrificial layer and portions of the first semiconductor layer are removed so that a first metal electrode is connected to a semiconductor region. The first electrode has a lateral extension determined by the amount the photoresist opening is enlarged. The vertical clearance between the first electrode and a second semiconductor layer is determined by the thickness of the sacrificial layer. A second metal electrode is formed by either a conventional lift-off procedure or by a conventional deposition and etch procedure.
    • 公开了形成与半导体器件的不同区域接触的紧密间隔的金属电极的方法。 该方法包括首先在显影半导体结构上沉积牺牲层。 接下来,在牺牲层上沉积光致抗蚀剂层,然后用入口轮廓打开图案化和显影。 形成电介质层中的开口,以使用各向异性蚀刻使第一半导体层通过入口轮廓露出。 通过去除光致抗蚀剂层的一部分来增大光致抗蚀剂开口。 然后,金属层沉积在整个结构上,使得金属接触第一半导体层并且在牺牲层的一部分上延伸。 去除光致抗蚀剂层,牺牲层和第一半导体层的部分,使得第一金属电极连接到半导体区域。 第一电极具有由光致抗蚀剂开口增大的量确定的横向延伸。 第一电极和第二半导体层之间的垂直间隙由牺牲层的厚度决定。 第二金属电极通过传统的剥离程序或通过常规的沉积和蚀刻程序形成。
    • 3. 发明授权
    • Method of fabricating high .beta.HBT devices
    • 制造高βHBT器件的方法
    • US5804487A
    • 1998-09-08
    • US676697
    • 1996-07-10
    • Michael D. Lammert
    • Michael D. Lammert
    • H01L29/73H01L21/331H01L29/205H01L29/737
    • H01L29/66318Y10S148/072Y10S148/10Y10S438/926Y10S438/944Y10S438/945Y10S438/951
    • A method for controlling the spacing between the emitter mesa and the base ohmic metal of a heterojunction bipolar transistor (HBT) to obtain a relatively high gain (.beta.) with a low-parasitic base resistance. In a first method, after the emitter, base and collector layers are epitaxially grown on a substrate, a sacrificial layer is deposited on top of the emitter layer. The emitter mesa is patterned with a photoresist using conventional lithography. Subsequently, the sacrificial layer is etched to produce an undercut. The emitter layer is then etched and a photoresist is applied over the first photoresist used to pattern the emitter mesa, as well as the entire device. The top layer of photoresist is patterned with a conventional process for lift-off metalization, such that the final resist profile has a re-entrant slope. The base ohmic metal is deposited and then lifted off by dissolving both the second layer of photoresist, as well as the original photoresist over the emitter mesa. The sacrificial layer is stripped using an isotropic etch leaving a base ohmic metal region surrounding an emitter mesa at a spacing that is determined by the initial undercut of the sacrificial layer. In an alternate embodiment of the invention, a method is disclosed for controlling the spacing between the base ohmic metal and an emitter ohmic metal.
    • 用于控制异质结双极晶体管(HBT)的发射极台面和基极欧姆金属之间的间隔以获得具有低寄生基极电阻的较高增益(β)的方法。 在第一种方法中,在发射极,基极和集电极层在衬底上外延生长之后,牺牲层沉积在发射极层的顶部。 使用常规光刻技术,用光致抗蚀剂对发射极台面进行图案化。 随后,牺牲层被蚀刻以产生底切。 然后蚀刻发射极层,并且在用于对发射极台面进行图案化的第一光致抗蚀剂以及整个器件上施加光致抗蚀剂。 用常规的用于剥离金属化的方法对光致抗蚀剂的顶层进行图案化,使得最终的抗蚀剂轮廓具有重入的斜率。 沉积基础欧姆金属,然后通过将第二层光致抗蚀剂以及原始光致抗蚀剂溶解在发射台台面上而提起。 使用各向同性蚀刻剥离牺牲层,以由牺牲层的初始底切确定的间隔留下围绕发射器台面的基极欧姆金属区域。 在本发明的替代实施例中,公开了一种用于控制基极欧姆金属和发射极欧姆金属之间的间隔的方法。
    • 4. 发明授权
    • Method for producing bipolar transistors having polysilicon contacted
terminals
    • 具有多晶硅接触端子的双极晶体管的制造方法
    • US5328856A
    • 1994-07-12
    • US937329
    • 1992-08-27
    • Michael D. Lammert
    • Michael D. Lammert
    • H01L21/285H01L21/331H01L21/265H01L29/70
    • H01L29/66272H01L21/28525Y10S148/011
    • This invention discloses a process by which a silicon bipolar transistor can be fabricated having a polysilicon emitter region and a polysilicon base region by a single polysilicon deposition step. After conventional fabrication of the substrate, collector and base layers, a first dielectric layer is deposited over the developing wafer structure. The first dielectric layer is then etched in order to define polysilicon emitter, base and collector regions. Next, a polysilicon layer is deposited over the first dielectric layer and the etched regions. A planarization layer is deposited over the polysilicon layer, and the planarization layer and the polysilicon layer are etched so that polysilicon only remains in the defined polysilicon emitter, base and collector regions. The polysilicon emitter, base and collector regions are then implanted with dopants to provide the appropriate interfaces. A second dielectric layer is deposited over the first dielectric layer and the polysilicon regions and is etched to open contacts to the polysilicon emitter, base and collector regions. A metallization layer is then deposited and etched to contact the polysilicon emitter, base and collector regions.
    • 本发明公开了一种通过单个多晶硅沉积步骤制造具有多晶硅发射极区域和多晶硅基底区域的硅双极晶体管的方法。 在基板,集电体和基底层的常规制造之后,在显影晶片结构上沉积第一介电层。 然后蚀刻第一介电层,以便限定多晶硅发射极,基极和集电极区。 接下来,在第一介电层和蚀刻区域上沉积多晶硅层。 平坦化层沉积在多晶硅层上,并且平坦化层和多晶硅层被蚀刻,使得多晶硅仅保留在限定的多晶硅发射极,基极和集电极区域中。 然后用掺杂剂注入多晶硅发射极,基极和集电极区域以提供适当的界面。 第二介电层沉积在第一介电层和多晶硅区域上,并被蚀刻以将触点打开到多晶硅发射极,基极和集电极区域。 然后沉积并蚀刻金属化层以接触多晶硅发射极,基极和集电极区域。
    • 6. 发明授权
    • Method of fabricating HBT devices
    • 制造HBT器件的方法
    • US06406965B1
    • 2002-06-18
    • US09837966
    • 2001-04-19
    • Michael D. Lammert
    • Michael D. Lammert
    • H01L21331
    • H01L29/66143H01L27/0664H01L29/66318H01L29/7371H01L29/872
    • A method of fabricating an HBT transistor with extremely high speed and low operating current. The transistor has a small base area and a small emitter area with most of the emitter area contacted with metal, most of the base area, outside of the emitter, contacted with metal and a collector ohmic metal placed close to the device emitter and the base ohmic metal. To achieve this, the method includes partially undercutting the base ohmic metal along all external edges to reduce the device's parasitic base-collector capacitance. In order to provide metal step coverage, the undercut of the base ohmic metal can be covered with a sloped edge polymer. In addition, a Schottky diode can be fabricated within the process steps used to form the HBT transistor without additional process steps being needed to build the Schottky diode.
    • 一种制造具有极高速度和低工作电流的HBT晶体管的方法。 晶体管具有小的基极面积和小的发射极区域,其中大部分发射极区域与金属接触,大部分基极区域,发射极外部与金属接触,并且靠近器件发射极和基极放置的集电极欧姆金属 欧姆金属。 为了实现这一点,该方法包括沿着所有外部边缘部分地切割基极欧姆金属,以减小器件的寄生基极 - 集电极电容。 为了提供金属台阶覆盖,底部欧姆金属的底切可以用倾斜的边缘聚合物覆盖。 此外,在用于形成HBT晶体管的工艺步骤中可以制造肖特基二极管,而不需要构建肖特基二极管的额外工艺步骤。
    • 10. 发明授权
    • Self-aligned base ohmic metal for an HBT device cross-reference to
related applications
    • 用于HBT器件的自对准基极欧姆金属交叉参考相关应用
    • US5994194A
    • 1999-11-30
    • US074199
    • 1998-05-07
    • Michael D. Lammert
    • Michael D. Lammert
    • H01L29/73H01L21/331H01L29/205H01L29/737
    • H01L29/66318Y10S148/072Y10S148/10Y10S438/926Y10S438/944Y10S438/945Y10S438/951
    • A relatively simple method for providing relatively close spacing between the emitter mesa and the base ohmic metal of a heterojunction bipolar transistor (HBT) on a relatively uniform basis. An emitter and base layer are epitaxially grown on a substrate. An emitter mesa is patterned with an i-line negative photoresist using conventional photolithography. Baking before and after exposure is used to form a resist pattern with a re-entrant profile having about a 0.1 .mu.m resist overhang. The emitter layer is then etched with a wet etch and or isotropic dry etch to expose a portion of the base ohmic metal to make contact with the base. A second layer of an i-line negative photoresist is applied over the first photoresist. The second layer is used to pattern the base ohmic metal mask. The base ohmic metal is deposited by evaporation. The resist is stripped from the emitter mesa and the non-base ohmic metal regions which lifts the metal deposited on the resist leaving the metal in the base ohmic metal regions, aligned to the emitter mesa at a uniform spacing.
    • 在相对均匀的基础上,在异质结双极晶体管(HBT)的发射极台面和基极欧姆金属之间提供相对较小的间距的相对简单的方法。 在衬底上外延生长发射极和基极层。 使用常规光刻法,用i线负性光致抗蚀剂对发射极台面进行图案化。 曝光前后的烘烤用于形成抗蚀剂图案,其具有约0.1μm抗蚀剂突出端的入口轮廓。 然后用湿蚀刻和/或各向同性干蚀刻蚀刻发射极层,以暴露基极欧姆金属的一部分以与基底接触。 在第一光致抗蚀剂上施加第i层负光致抗蚀剂层。 第二层用于对基本欧姆金属掩模进行图案化。 通过蒸发沉积基极欧姆金属。 抗蚀剂从发射极台面和非基极欧姆金属区域剥离,这些金属区域提升沉积在抗蚀剂上的金属,离开基极欧姆金属区域中的金属,以均匀的间隔与发射极台面对准。