专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08624658B1 Frequency mixer having parallel mixer cores 有权
标题翻译：具有并联混频器核心的混频器
公开(公告)号：US08624658B1
公开(公告)日：2014-01-07
申请号：US13561529
申请日：2012-07-30
申请人： Theron L. Jones , Richard D. Davis , James Imbornone , Xuejin Wang
发明人： Theron L. Jones , Richard D. Davis , James Imbornone , Xuejin Wang
IPC分类号： G01V3/02
CPC分类号： H03D7/1441 , H03D7/1458 , H03D2200/0023 , H03D2200/0043
摘要： A frequency mixer having parallel mixer cores is described that is configured to heterodyne a signal. In an implementation, the frequency mixer includes a first mixer core and a second mixer core. A first balun is connected to the first mixer core and configured to furnish a LO signal occurring in a first range of frequencies to the first mixer core. The mixer includes a second balun coupled to the second mixer core, and the second balun is configured to furnish a LO signal occurring in a second range of frequencies during a second time interval. The mixer includes a first biasing voltage source that is center tapped to the first balun and a second biasing voltage source is center tapped to the second balun to further prevent operation of the at least substantially non-operational mixer core.
摘要翻译：描述了具有并行混频器核的混频器，其被配置为外差信号。在一个实现中，混频器包括第一混频器核心和第二混频器核心。第一平衡 - 不平衡转换器连接到第一混频器核心并且被配置为向第一混频器核心提供在第一频率范围内出现的LO信号。混频器包括耦合到第二混频器核心的第二平衡 - 不平衡变压器，并且第二平衡 - 不平衡变压器被配置为在第二时间间隔期间提供在第二频率范围内出现的LO信号。混合器包括中心抽头到第一平衡 - 不平衡转换器的第一偏置电压源，并且第二偏压电压源被中心抽头到第二平衡 - 不平衡变换器，以进一步防止至少基本上不可操作的混频器核心的操作。

2. 发明授权

US08380468B1 Methods for facilitating specification allocation of hierarchical systems 有权
标题翻译：促进分层系统规范分配的方法
公开(公告)号：US08380468B1
公开(公告)日：2013-02-19
申请号：US13085466
申请日：2011-04-12
申请人： Stephen McCracken , Enis Aykut Dengi , Xuejin Wang
发明人： Stephen McCracken , Enis Aykut Dengi , Xuejin Wang
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F2217/08
摘要： A system, method, and software program for facilitating the assignment of cell specifications to a plurality of cells of a system design. The methods include generating a plurality of candidate cell specifications that meet the specification for the system design. In one embodiment, the method entails using information related to intra-range preference for cell specifications to generate a set of alternative system pareto-optimal solutions which define a boundary of a region of candidate cell specifications. In another embodiment, the method entails generating a substantially uniform set of candidate cell specifications using a prediction-based performance model, such as support vector regression model or cluster-weighted model, an optimizing algorithm such as conjugate-gradient or Markov Chain Monte Carlo Method, and a sample density model. The method may also include graphically displaying substantially uniformly distributed cell performance data and corresponding system performance data, and allowing a user to focus on regions-of-interest via a selectable range graphic feature.
摘要翻译：一种用于促进将小区规范分配给系统设计的多个小区的系统，方法和软件程序。所述方法包括产生满足系统设计规范的多个候选小区规范。在一个实施例中，该方法需要使用与小区规范的范围内偏好相关的信息来生成定义候选小区规范的区域的边界的替代系统帕累托最优解的集合。在另一个实施例中，该方法需要使用基于预测的性能模型（例如支持向量回归模型或群集加权模型），优化算法（诸如共轭梯度或马尔可夫链蒙特卡罗方法）来生成基本上均匀的候选小区规范集合，以及样本密度模型。该方法还可以包括图形地显示基本均匀分布的小区性能数据和对应的系统性能数据，并且允许用户通过可选择的范围图形特征来关注感兴趣的区域。

3. 发明授权

US07933748B1 System and method for facilitating specification allocation of hierarchical systems 失效
标题翻译：用于促进分层系统规范分配的系统和方法
公开(公告)号：US07933748B1
公开(公告)日：2011-04-26
申请号：US11958389
申请日：2007-12-18
申请人： Stephen McCracken , Enis Aykut Dengi , Xuejin Wang
发明人： Stephen McCracken , Enis Aykut Dengi , Xuejin Wang
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F2217/08
摘要： A system, method, and software program for facilitating the assignment of cell specifications to a plurality of cells of a system design. The methods include generating a plurality of candidate cell specifications that meet the specification for the system design. In one embodiment, the method entails using information related to intra-range preference for cell specifications to generate a set of alternative system pareto-optimal solutions which define a boundary of a region of candidate cell specifications. In another embodiment, the method entails generating a substantially uniform set of candidate cell specifications using a prediction-based performance model, such as support vector regression model or cluster-weighted model, an optimizing algorithm such as conjugate-gradient or Markov Chain Monte Carlo Method, and a sample density model. The method may also include graphically displaying substantially uniformly distributed cell performance data and corresponding system performance data, and allowing a user to focus on regions-of-interest via a selectable range graphic feature.
摘要翻译：一种用于促进将小区规范分配给系统设计的多个小区的系统，方法和软件程序。所述方法包括产生满足系统设计规范的多个候选小区规范。在一个实施例中，该方法需要使用与小区规范的范围内偏好相关的信息来生成定义候选小区规范的区域的边界的替代系统帕累托最优解的集合。在另一个实施例中，该方法需要使用基于预测的性能模型（例如支持向量回归模型或群集加权模型），优化算法（诸如共轭梯度或马尔可夫链蒙特卡罗方法）来生成基本上均匀的候选小区规范集合，以及样本密度模型。该方法还可以包括图形地显示基本均匀分布的小区性能数据和对应的系统性能数据，并且允许用户通过可选择的范围图形特征来关注感兴趣的区域。

4. 发明申请

US20080077898A1 Placer with wires for RF and analog design 失效
标题翻译：放线器用于射频和模拟设计
公开(公告)号：US20080077898A1
公开(公告)日：2008-03-27
申请号：US11528235
申请日：2006-09-27
申请人： Pero Subasic , Xuejin Wang , Enis Aykut Dengi , Ibraz H. Mohammed
发明人： Pero Subasic , Xuejin Wang , Enis Aykut Dengi , Ibraz H. Mohammed
IPC分类号： G06F17/50 , G06F9/45
CPC分类号： G06F17/5072 , G06F17/5077
摘要： The invention is a method of placement of components and networks (nets), utilized for interconnecting the components, of a circuit layout. The method includes forming for electrical devices, pads (or lands) and networks (nets) of a circuit layout a listing of the positions thereof with respect to one another, connections therebetween and the orientation of each net or subnet thereof in the circuit layout. The thus formed list is processed subject to at least one objective regarding the size of the circuit layout, whereupon a placement of the electrical devices and the pads is determined simultaneously with the placement of the networks.
摘要翻译：本发明是用于布置电路布局用于互连组件的组件和网络（网）的方法。该方法包括形成电路布局的电气设备，焊盘（或焊盘）和网络（网），其相对于彼此的位置的列表，它们之间的连接以及电路布局中每个网络或子网的取向。如此形成的列表被处理至少关于电路布局的大小的一个目标，于是与网络的放置同时确定电气设备和焊盘的放置。

5. 发明授权

US07603642B2 Placer with wires for RF and analog design 失效
标题翻译：放线器用于射频和模拟设计
公开(公告)号：US07603642B2
公开(公告)日：2009-10-13
申请号：US11528235
申请日：2006-09-27
申请人： Pero Subasic , Xuejin Wang , Enis A. Dengi , Ibraz H. Mohammed
发明人： Pero Subasic , Xuejin Wang , Enis A. Dengi , Ibraz H. Mohammed
IPC分类号： G06F17/50
CPC分类号： G06F17/5072 , G06F17/5077
摘要： The invention is a method of placement of components and networks (nets), utilized for interconnecting the components, of a circuit layout. The method includes forming for electrical devices, pads (or lands) and networks (nets) of a circuit layout a listing of the positions thereof with respect to one another, connections therebetween and the orientation of each net or subnet thereof in the circuit layout. The thus formed list is processed subject to at least one objective regarding the size of the circuit layout, whereupon a placement of the electrical devices and the pads is determined simultaneously with the placement of the networks.
摘要翻译：本发明是用于布置电路布局用于互连组件的组件和网络（网）的方法。该方法包括形成电路布局的电气设备，焊盘（或焊盘）和网络（网），其相对于彼此的位置的列表，它们之间的连接以及电路布局中每个网络或子网的取向。如此形成的列表被处理至少关于电路布局的大小的一个目标，于是与网络的放置同时确定电气设备和焊盘的放置。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式