专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110019018A1 Image comprssion system in coordination with camera motion 审中-公开
标题翻译：图像压缩系统与摄像机运动协调
公开(公告)号：US20110019018A1
公开(公告)日：2011-01-27
申请号：US12458752
申请日：2009-07-22
申请人： Shi-Wu Lo , Jiun-In Guo , Tzu-Chun Chang
发明人： Shi-Wu Lo , Jiun-In Guo , Tzu-Chun Chang
IPC分类号： H04N7/12 , H04N5/228
CPC分类号： H04N5/23248 , H04N5/23258 , H04N19/513 , H04N19/533 , H04N19/61
摘要： An image compression system in coordination with camera motion includes a camera for capturing motion pictures; a motion detection device structurally connected with the camera for detecting motions of the camera; an image compression electrically connected with the camera for compressing the motion pictures; and a motion vector receiver electrically connected with the motion diction device and the image compression device for receiving motion signals generated by the motions and then transmitting the motion signals to the image compression device, whereby the image compression device can refer to the motion signals for calculation while compressing the motion pictures. Accordingly, the image compression system can compress the images in coordination with the camera motion and meanwhile eliminate the minor vibrations in the images.
摘要翻译：与相机运动协调的图像压缩系统包括用于拍摄动态影像的相机; 与所述照相机结构地连接以检测所述照相机的运动的运动检测装置; 与照相机电连接以压缩运动图像的图像压缩; 以及运动矢量接收器，与动静词装置和图像压缩装置电连接，用于接收由运动产生的运动信号，然后将运动信号发送到图像压缩装置，由此图像压缩装置可以参考用于计算的运动信号同时压缩动态影像。因此，图像压缩系统可以与摄像机运动协调地压缩图像，同时消除图像中的微小振动。

2. 发明申请

US20100104010A1 REAL-TIME RATE-CONTROL METHOD FOR VIDEO ENCODER CHIP 审中-公开
标题翻译：视频编码器芯片的实时速率控制方法
公开(公告)号：US20100104010A1
公开(公告)日：2010-04-29
申请号：US12494113
申请日：2009-06-29
申请人： Jiun-In GUO , Ping-Tsung Wu , Tzu-Chun Chang , Ching-Lung Su
发明人： Jiun-In GUO , Ping-Tsung Wu , Tzu-Chun Chang , Ching-Lung Su
IPC分类号： H04N7/26
CPC分类号： H04N19/198 , H04N19/115 , H04N19/126 , H04N19/14 , H04N19/149 , H04N19/152 , H04N19/17 , H04N19/172 , H04N19/176 , H04N19/196 , H04N19/197 , H04N19/423 , H04N19/43 , H04N19/61
摘要： The present invention discloses a real-time rate-control method for a video encoder chip, wherein a BU-based RC algorithm is realized in a pipeline architecture, and wherein the RC algorithm is divided into an UpdateQP part arranged before the IME stage and an UpdateModel part arranged behind the entropy stage. When a currently processed frame contains a plurality of macro blocks, the bits used by several leading macro blocks and the remaining bits are predicted. Only the average value of the MADs of the preceding frame is stored in the memory. Thereby, memory consumption is greatly reduced, and quantization parameters are obtained to predict the bit number required by the next frame. The present invention further defines a region of interest and automatically regulates the bit distribution ratio thereof to enhance the sharpness thereof.
摘要翻译：本发明公开了一种用于视频编码器芯片的实时速率控制方法，其中在流水线架构中实现基于BU的RC算法，并且其中所述RC算法被划分为在IME阶段之前排列的UpdateQP部分和 UpdateModel部分安排在熵阶段之后。当当前处理的帧包含多个宏块时，预测由几个前导宏块使用的位和剩余的位。只有前一帧的MAD的平均值存储在存储器中。从而，大大减少了存储器消耗，并且获得量化参数来预测下一帧所需的位数。本发明进一步限定感兴趣的区域并自动调节其比特分配比率以增强其清晰度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式