专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120146156A1 SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING SAME 审中-公开
标题翻译：半导体器件及其制造方法
公开(公告)号：US20120146156A1
公开(公告)日：2012-06-14
申请号：US13396892
申请日：2012-02-15
申请人： MASANORI SHIRAHAMA , YASUHIRO AGATA , TOSHIAKI KAWASAKI , YUICHI HIROFUJI , TAKAYUKI YAMADA
发明人： MASANORI SHIRAHAMA , YASUHIRO AGATA , TOSHIAKI KAWASAKI , YUICHI HIROFUJI , TAKAYUKI YAMADA
IPC分类号： H01L27/06 , H01L21/8234
CPC分类号： H01L27/0629
摘要： A semiconductor device includes an MIS transistor and an electric fuse. The MIS transistor includes a gate insulating film formed on the semiconductor substrate, and a gate electrode including a first polysilicon layer, a first silicide layer, and a first metal containing layer made of a metal or a conductive metallic compound. The electric fuse includes an insulating film formed on the semiconductor substrate, a second polysilicon layer formed over the insulating film, and a second silicide layer formed on the second polysilicon layer.
摘要翻译：半导体器件包括MIS晶体管和电熔丝。 MIS晶体管包括形成在半导体衬底上的栅极绝缘膜和包括第一多晶硅层，第一硅化物层和由金属或导电金属化合物制成的第一金属含有层的栅电极。电熔丝包括形成在半导体衬底上的绝缘膜，形成在绝缘膜上的第二多晶硅层和形成在第二多晶硅层上的第二硅化物层。

2. 发明授权

US07203117B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US07203117B2
公开(公告)日：2007-04-10
申请号：US11245075
申请日：2005-10-07
申请人： Masashi Agata , Masanori Shirahama , Toshiaki Kawasaki , Ryuji Nishihara
发明人： Masashi Agata , Masanori Shirahama , Toshiaki Kawasaki , Ryuji Nishihara
IPC分类号： G11C17/18
CPC分类号： G11C17/18
摘要： A fuse device and a program transistor are connected in series with each other. A flip-flop turns ON, in response to a start signal, the program transistor to start program of the fuse device. A 2-input NAND circuit outputs an end signal at a time point where change in a resistance value of the fuse device is increased to reach a predetermined level while monitoring change in the resistance value of the fuse device through change in a voltage at a junction point of the fuse device and the program transistor. The flip-flop turns OFF, in response to the end signal, the program transistor to automatically terminate the program of the fuse device. Thus, the resistance value of the fuse device is increased to the predetermined level in a minimum program time.
摘要翻译：熔丝器件和程序晶体管彼此串联连接。触发器响应于启动信号而导通，程序晶体管开始保险丝装置的编程。 2输入NAND电路在熔断器件的电阻值的变化增加以达到预定值的时间点输出结束信号，同时通过接点处的电压变化来监测熔丝器件的电阻值的变化保险丝装置和程序晶体管的点。触发器关闭，响应于结束信号，程序晶体管自动终止保险丝装置的程序。因此，保险丝装置的电阻值在最小程序时间内增加到预定电平。

3. 发明授权

US07200025B2 Semiconductor memory device 有权
标题翻译：半导体存储器件
公开(公告)号：US07200025B2
公开(公告)日：2007-04-03
申请号：US11272818
申请日：2005-11-15
申请人： Masanori Shirahama , Masashi Agata , Toshiaki Kawasaki , Ryuji Nishihara
发明人： Masanori Shirahama , Masashi Agata , Toshiaki Kawasaki , Ryuji Nishihara
IPC分类号： G11C17/00
CPC分类号： G11C17/18 , G11C17/16
摘要： Selection signals output from a decoder are selectively set at High according to the states (blown or not blown) or fuses in bit cells in a cell group specifying circuit. Then, one of transistor gates is turned ON so that a data bit cell group in/from which data is written and read out is selected. Accordingly, stored data can be rewritten multiple times by sequentially blowing the fuses in the cell group specifying circuit.
摘要翻译：从解码器输出的选择信号根据单元组指定电路中的位单元中的状态（发生或不发生）或熔丝选择性地设置为高。然后，晶体管栅极中的一个导通，从而选择写入/读出数据的数据位单元组。因此，可以通过在单元组指定电路中顺序吹送保险丝来重写多个存储的数据。

4. 发明申请

US20070070707A1 Nonvolatile semiconductor memory device 有权
标题翻译：非易失性半导体存储器件
公开(公告)号：US20070070707A1
公开(公告)日：2007-03-29
申请号：US11526057
申请日：2006-09-25
申请人： Yasue Yamamoto , Yasuhiro Agata , Masanori Shirahama , Toshiaki Kawasaki
发明人： Yasue Yamamoto , Yasuhiro Agata , Masanori Shirahama , Toshiaki Kawasaki
IPC分类号： G11C11/34
CPC分类号： G11C16/0416 , G11C2216/10 , H01L27/105 , H01L27/11521 , H01L27/11558
摘要： A nonvolatile semiconductor memory device for storing data by accumulating charge in a floating gate includes a plurality of MOS transistors sharing the floating gate. In the device, a PMOS is used for coupling during writing and an n-type depletion MOS (DMOS) is used for coupling during erasure. Coupling of channel inversion capacitance by the PMOS is used for writing and coupling of depletion capacitance by the n-type DMOS is used for erasure, thereby increasing the erase speed without increase of area, as compared to a conventional three-transistor nonvolatile memory element.
摘要翻译：用于通过在浮动栅极中累积电荷来存储数据的非易失性半导体存储器件包括共享浮置栅极的多个MOS晶体管。在器件中，在写入期间使用PMOS耦合并且在擦除期间使用n型耗尽MOS（DMOS）耦合。与传统的三晶体管非易失性存储元件相比，通过PMOS将沟道反转电容耦合用于n型DMOS的耗尽电容的写入和耦合用于擦除，从而增加擦除速度而不增加面积。

5. 发明申请

US20070069803A1 Charge-pump circuit 有权
标题翻译：电荷泵电路
公开(公告)号：US20070069803A1
公开(公告)日：2007-03-29
申请号：US11526060
申请日：2006-09-25
申请人： Yasue Yamamoto , Yasuhiro Agata , Masanori Shirahama , Toshiaki Kawasaki
发明人： Yasue Yamamoto , Yasuhiro Agata , Masanori Shirahama , Toshiaki Kawasaki
IPC分类号： G05F1/10
CPC分类号： H02M3/07
摘要： A circuit includes a plurality of stages each including a MOS transistor and a capacitor of which one end is connected to one of a drain and a source of the MOS transistor. The plurality of stages are connected with each other by cascade connection of the MOS transistors. A gate of the MOS transistor is connected electrically to one of the drain and the source thereof in each stage, and a substrate for at least one pair of adjacent MOS transistors are connected electrically to one of the drain and the source of one of the pair. The back bias effect is suppressed, and the layout area is reduced. Further, a plurality of booster capacitors connected in series are provided in succeeding stages, thereby suppressing degradation of breakdown voltage of each capacitor.
摘要翻译：电路包括多个级，每个级包括MOS晶体管和电容器，其一端连接到MOS晶体管的漏极和源极之一。多个级通过MOS晶体管的级联连接而相互连接。 MOS晶体管的栅极在每个级中电连接到漏极和源极之一，并且用于至少一对相邻MOS晶体管的衬底电连接到该对之一的漏极和源极之一。背偏置效果被抑制，布局面积减小。此外，在后续阶段提供串联连接的多个升压电容器，从而抑制每个电容器的击穿电压的劣化。

6. 发明授权

US07057956B2 Semiconductor integrated circuit device and method for testing the same 有权
标题翻译：半导体集成电路器件及其测试方法
公开(公告)号：US07057956B2
公开(公告)日：2006-06-06
申请号：US10928366
申请日：2004-08-30
申请人： Masanori Shirahama , Masashi Agata , Toshiaki Kawasaki , Ryuji Nishihara
发明人： Masanori Shirahama , Masashi Agata , Toshiaki Kawasaki , Ryuji Nishihara
IPC分类号： G11C7/00
CPC分类号： G11C7/1096 , G11C7/062 , G11C7/1078
摘要： A semiconductor integrated circuit device includes: first and second nonvolatile memory elements; a first amplifier for amplifying an output signal from the first nonvolatile memory element to output the amplified signal; and a second amplifier for outputting to the first amplifier a control signal generated by amplifying an output signal from the second nonvolatile memory element. The second amplifier fixes the output signal from the first amplifier at a high potential or a low potential based on data stored in the second nonvolatile memory element.
摘要翻译：一种半导体集成电路器件，包括：第一和第二非易失性存储元件; 第一放大器，用于放大来自第一非易失性存储器元件的输出信号以输出放大的信号; 以及第二放大器，用于向第一放大器输出通过放大来自第二非易失性存储元件的输出信号而产生的控制信号。第二放大器基于存储在第二非易失性存储器元件中的数据，将来自第一放大器的输出信号固定在高电位或低电位。

7. 发明申请

US20060023538A1 Nonvolatile semiconductor memory device and method for fabricating the same 有权
标题翻译：非易失性半导体存储器件及其制造方法
公开(公告)号：US20060023538A1
公开(公告)日：2006-02-02
申请号：US11191963
申请日：2005-07-29
申请人： Ryuji Nishihara , Masashi Agata , Toshiaki Kawasaki , Masanori Shirahama
发明人： Ryuji Nishihara , Masashi Agata , Toshiaki Kawasaki , Masanori Shirahama
IPC分类号： G11C7/02 , G11C16/04
CPC分类号： G11C16/12
摘要： A semiconductor memory device includes: first and second bit cells for storing complementary data; a scan circuit for outputting a selected data signal; a bit-cell selector receiving the output of the scan circuit and selecting one of the bit cells; and a data write controlling circuit for controlling data writing. Write paths for all the bit cells for storing “0” are not selected and data is written only in a bit cell for storing “1”, so that write operation performed in steps is achieved.
摘要翻译：半导体存储器件包括：用于存储互补数据的第一和第二位单元; 用于输出所选数据信号的扫描电路; 接收所述扫描电路的输出并选择所述位单元之一的位单元选择器; 以及用于控制数据写入的数据写入控制电路。用于存储“0”的所有位单元的写入路径不被选择，并且数据仅被写入用于存储“1”的位单元中，从而实现了步骤执行的写入操作。

8. 发明授权

US6118723A Semiconductor memory device 有权
标题翻译：半导体存储器件
公开(公告)号：US6118723A
公开(公告)日：2000-09-12
申请号：US326230
申请日：1999-06-04
申请人： Masashi Agata , Toshiaki Kawasaki
发明人： Masashi Agata , Toshiaki Kawasaki
IPC分类号： G11C11/407 , G11C8/14 , G11C11/401 , H01L21/8242 , H01L27/108 , G11C8/00
CPC分类号： G11C8/14
摘要： A semiconductor memory device includes: an array of memory cells that is divided into a plurality of sub-arrays; main word lines; sub-word lines; sub-word select lines; and sub-word drivers. A predetermined number of main word lines are associated with a block of sub-arrays arranged on the same row, and extend over all of these sub-arrays. A set of sub-word lines are provided per sub-array and driven by the same number of sub-word drivers corresponding thereto. Each sub-word select line consists of: a parallel portion, which is placed in parallel to the main word lines; and a plurality of vertical portions crossing the main word lines at right angles. Each sub-word driver is selected by specifying, in combination, one of the main word lines and one of the sub-word select lines. In this arrangement, a difference in signal propagation delay between a main word line and an associated parallel portion of a sub-word select line can be minimized, thus remarkably increasing the operating speed of a semiconductor memory device like a DRAM.
摘要翻译：半导体存储器件包括：被分成多个子阵列的存储器单元的阵列; 主字线子字线子字选择行; 和子字驱动程序。预定数量的主字线与布置在同一行上的子阵列块相关联，并且在所有这些子阵列上延伸。每个子阵列提供一组子字线，并由相应数量的子字驱动器驱动。每个子字选择线由以下部分组成：与主字线平行放置的平行部分; 以及与主字线交叉成直角的多个垂直部分。通过组合指定主字线之一和子字选择线中的一个来选择每个子字驱动器。在这种布置中，可以将主字线和子字选择线的相关联的并行部分之间的信号传播延迟的差最小化，从而显着增加诸如DRAM的半导体存储器件的操作速度。

9. 发明授权

US5758009A Video recording control device 失效
标题翻译：录像控制装置
公开(公告)号：US5758009A
公开(公告)日：1998-05-26
申请号：US668738
申请日：1996-06-24
申请人： Seiji Hashimoto , Michihiro Fujiyama , Toshiaki Kawasaki
发明人： Seiji Hashimoto , Michihiro Fujiyama , Toshiaki Kawasaki
IPC分类号： H04N5/92 , G11B15/02 , G11B15/087 , H04N5/76 , H04N5/782 , H04N7/083 , H04N7/087 , H04N7/088
CPC分类号： H04N5/782
摘要： A video recording control device compares current and previous values indicated by an elapsed broadcast time information (TIS) of a program in an EDS (Extended Data Service) signal superimposed on a received television signal during its vertical blanking period, and controls the recording operation of a video recording apparatus employing the television signal according to the result of comparison. Therefore, the ending time of the program being recorded can be detected by utilizing the TIS of the EDS signal, and thus, even when the broadcast time of the program is extended without notifying in advance, the recording can be continued accordingly.
摘要翻译：视频记录控制装置将叠加在其垂直消隐期间的接收电视信号上的EDS（扩展数据业务）信号中的程序的经过广播时间信息（TIS）表示的当前值和先前值进行比较，并控制记录操作根据比较结果采用电视信号的视频记录装置。因此，可以通过利用EDS信号的TIS来检测正在记录的节目的结束时间，因此即使在程序的广播时间延长而不事先通知的情况下，可以相应地继续记录。

10. 外观设计

USD319335S Shoe sole 失效
公开(公告)号：USD319335S
公开(公告)日：1991-08-27
申请号：US349295
申请日：1989-05-09
申请人： Toshiaki Kawasaki , Yoshiaki Hase
设计人： Toshiaki Kawasaki , Yoshiaki Hase

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式