专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130054999A1 BRANCH CIRCUIT DETERMINATION WITH SYNCHRONOUS CORRELATION 有权
标题翻译：分支电路与同步相关的确定
公开(公告)号：US20130054999A1
公开(公告)日：2013-02-28
申请号：US13459945
申请日：2012-04-30
申请人： MALCOLM SCOTT ALLEN-WARE , Wael R. El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Juan Carlos Rubio
发明人： MALCOLM SCOTT ALLEN-WARE , Wael R. El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Juan Carlos Rubio
IPC分类号： G06F1/26 , G06F1/32
CPC分类号： G06F1/26 , G06F1/3203 , Y02D10/126
摘要： A method for relating a data processing system with a power branch circuit is provided in the illustrative embodiments. A second signal is combined with a power signal to form a combination signal, the power signal including a first power usage by the data processing system and a second power usage by a modulating signal. The second signal is synchronized with the modulating signal in the power signal. A determination is made whether an amplitude of a frequency of the second signal is increasing in the combined signal over a period. Responsive to the determining being affirmative, the data processing system is related with the power branch circuit.
摘要翻译：在说明性实施例中提供了一种用于将数据处理系统与功率分支电路相关联的方法。第二信号与功率信号组合以形成组合信号，功率信号包括数据处理系统的第一功率使用和调制信号的第二功率使用。第二信号与功率信号中的调制信号同步。确定在一段时间内组合信号中第二信号的频率的振幅是否增加。响应确定是肯定的，数据处理系统与功率分支电路相关。

2. 发明申请

US20130054993A1 BRANCH CIRCUIT DETERMINATION WITH SYNCHRONOUS CORRELATION 审中-公开
标题翻译：分支电路与同步相关的确定
公开(公告)号：US20130054993A1
公开(公告)日：2013-02-28
申请号：US13217624
申请日：2011-08-25
申请人： Malcolm Scott Allen-Ware , Wael R. El- Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Juan Carlos Rubio
发明人： Malcolm Scott Allen-Ware , Wael R. El- Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Juan Carlos Rubio
IPC分类号： G06F1/26 , G06F1/32
CPC分类号： G06F1/26 , G06F1/3203 , Y02D10/126
摘要： A system, and computer program product for relating a data processing system with a power branch circuit are provided in the illustrative embodiments. A second signal is combined with a power signal to form a combination signal, the power signal including a first power usage by the data processing system and a second power usage by a modulating signal. The second signal is synchronized with the modulating signal in the power signal. A determination is made whether an amplitude of a frequency of the second signal is increasing in the combined signal over a period. Responsive to the determining being affirmative, the data processing system is related with the power branch circuit.
摘要翻译：在说明性实施例中提供了一种用于将数据处理系统与功率分支电路相关联的系统和计算机程序产品。第二信号与功率信号组合以形成组合信号，功率信号包括数据处理系统的第一功率使用和调制信号的第二功率使用。第二信号与功率信号中的调制信号同步。确定在一段时间内组合信号中第二信号的频率的振幅是否增加。响应确定是肯定的，数据处理系统与功率分支电路相关。

3. 发明授权

US07752470B2 Method and system for power management including device controller-based device use evaluation and power-state control 失效
标题翻译：电源管理方法和系统，包括基于设备控制器的设备使用评估和电源状态控制
公开(公告)号：US07752470B2
公开(公告)日：2010-07-06
申请号：US10727319
申请日：2003-12-03
申请人： Hai Huang , Thomas Walter Keller, Jr. , Eric Van Hensbergen
发明人： Hai Huang , Thomas Walter Keller, Jr. , Eric Van Hensbergen
IPC分类号： G06F1/32
CPC分类号： G06F1/3225 , G06F1/3203 , G06F1/3275 , G06F1/329 , Y02D10/13 , Y02D10/14 , Y02D10/24
摘要： A method and system for power management including device controller-based device use evaluation and power-state control provides improved performance in a power-managed processing system. Per-device usage information is measured and evaluated during process execution and is retrieved from the device controller upon a context switch, so that upon reactivation of the process, the previous usage evaluation state can be restored. The device controller can then provide for per-process control of attached device power management states without intervention by the processor and without losing the historical evaluation state when a process is switched out. The device controller can control power-saving states of connected devices in conformity with the usage evaluation without processor intervention and across multiple process execution slices. The device controller may be a memory controller and the controlled devices memory modules or banks within modules if individual banks can be power-managed. Local thresholds provide the decision-making mechanism for each controlled device. The thresholds may be history-based, fixed or adaptive and are generally set initially by the operating system and may be updated by the memory controller adaptively or using historical collected usage evaluation counts or alternatively by the operating system via a system processor.
摘要翻译：一种用于电源管理的方法和系统，包括基于设备控制器的设备使用评估和电源状态控制，在功率管理处理系统中提供了改进的性能。每个设备使用信息在过程执行期间被测量和评估，并且在上下文切换时从设备控制器检索，使得在重新激活过程时，可以恢复先前的使用评估状态。然后，设备控制器可以提供对连接的设备电源管理状态的每过程控制，而无需处理器的干预，并且当切换出进程时不会丢失历史评估状态。设备控制器可以在不使用处理器干预和跨多个进程执行片段的情况下，根据使用评估来控制连接设备的省电状态。如果可以对各个银行进行功率管理，则设备控制器可以是存储器控制器和模块内的受控设备存储器模块或存储体。本地阈值为每个受控设备提供决策机制。阈值可以是基于历史的，固定的或自适应的，并且通常由操作系统初始设置，并且可以由存储器控制器自适应地更新或者使用历史收集的使用评估计数或者由操作系统经由系统处理器更新。

4. 发明授权

US07197652B2 Method and system for energy management in a simultaneous multi-threaded (SMT) processing system including per-thread device usage monitoring 失效
标题翻译：同时多线程（SMT）处理系统中的能量管理方法和系统，包括每线程设备使用监控
公开(公告)号：US07197652B2
公开(公告)日：2007-03-27
申请号：US10743369
申请日：2003-12-22
申请人： Thomas Walter Keller, Jr. , Eric Van Hensbergen
发明人： Thomas Walter Keller, Jr. , Eric Van Hensbergen
IPC分类号： G06F1/26
CPC分类号： G06F1/325 , G06F1/3203 , G06F1/3268 , G06F1/3275 , G06F1/329 , G06F9/3851 , Y02D10/13 , Y02D10/14 , Y02D10/154 , Y02D10/24
摘要： A method and system for energy management in a simultaneous multi-threaded (SMT) processing system including per-thread device usage monitoring provides control of energy usage that accommodates thread parallelism. Per-device usage information is measured and stored on a per-thread basis, so that upon a context switch, the previous usage evaluation state can be restored. The per-thread usage information is used to adjust the thresholds of device energy management decision control logic, so that energy use can be managed with consideration as to which threads will be running in a given execution slice. A device controller can then provide for per-thread control of attached device power management states without intervention by the processor and without losing the historical evaluation state when a process is switched out. The device controller may be a memory controller and the controlled devices memory modules or banks within modules if individual banks can be power-managed. Local thresholds provide the decision-making mechanism for each controlled device and are adjusted by the operating system in conformity with the measured usage level for threads executing within the processing system. The per-thread usage information may be obtained from a performance monitoring unit that is located within or external to the device controller and the usage monitoring state is then retrieved and replaced by the operating system at each context switch.
摘要翻译：包括每线程设备使用监控的同时多线程（SMT）处理系统中的能量管理方法和系统提供了适应线程并行性的能量使用控制。按照每个线程测量和存储每个设备的使用信息，以便在上下文切换时，可以恢复先前的使用评估状态。每线程使用信息用于调整设备能量管理决策控制逻辑的阈值，从而可以考虑能够使用哪个线程在给定的执行片中运行。然后，设备控制器可以在没有处理器干预的情况下提供对连接的设备电源管理状态的每线程控制，并且在处理被切换时不丢失历史评估状态。如果可以对各个银行进行功率管理，则设备控制器可以是存储器控制器和模块内的受控设备存储器模块或存储体。本地阈值为每个受控设备提供决策机制，并且由操作系统根据处理系统内执行的线程的测量使用水平进行调整。可以从位于设备控制器内部或外部的性能监视单元获得每线程使用信息，然后在每个上下文切换时由操作系统检索和替换使用监视状态。

5. 发明授权

US06836849B2 Method and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirements 有权
标题翻译：根据客户级操作要求，在多处理系统中控制功率和性能的方法和装置
公开(公告)号：US06836849B2
公开(公告)日：2004-12-28
申请号：US09826986
申请日：2001-04-05
申请人： Bishop Chapman Brock , Harm Peter Hofstee , Mark A. Johnson , Thomas Walter Keller, Jr. , Kevin John Nowka
发明人： Bishop Chapman Brock , Harm Peter Hofstee , Mark A. Johnson , Thomas Walter Keller, Jr. , Kevin John Nowka
IPC分类号： G06F126
CPC分类号： G06F1/3203
摘要： A method and controller for managing power and performance of a multiprocessor (MP) system is described. The controller receives sensor data corresponding to physical parameters within the MP system. The controller also receives quality of service and policy parameters corresponding to the MP system. The quality of service parameters define commitments to customers for utilization of the MP system. The policy parameters correspond to operation limits on inputs and outputs of the MP system. The operation input limits relate to the cost and availability of power or individual processor availability. The operation output limits relate to the amount of heat, acoustic noise levels, EMC levels, etc. that the individual or group of processors in the MP system are allowed to generate in a particular environment. A controller receives the physical parameters, the quality of service parameters and policy parameters and determines performance goals for the MP system and processors within the MP system. Then controller generates controls and applies them to individual processors to achieve the performance goals.
摘要翻译：描述了一种用于管理多处理器（MP）系统的功率和性能的方法和控制器。控制器接收与MP系统内的物理参数对应的传感器数据。控制器还接收与MP系统对应的服务质量和策略参数。服务质量参数定义了对客户使用MP系统的承诺。策略参数对应于MP系统的输入和输出的操作限制。操作输入限制涉及功率或单个处理器可用性的成本和可用性。操作输出限制涉及允许MP系统中的个体或一组处理器在特定环境中生成的热量，声学噪声水平，EMC等级等。控制器接收物理参数，服务质量参数和策略参数，并确定MP系统中的MP系统和处理器的性能目标。然后控制器生成控件并将其应用于各个处理器以实现性能目标。

6. 发明申请

US20140013126A1 BRANCH CIRCUIT DETERMINATION WITHOUT EXTERNAL SYNCHRONIZATION 有权
标题翻译：没有外部同步的分支电路确定
公开(公告)号：US20140013126A1
公开(公告)日：2014-01-09
申请号：US13542532
申请日：2012-07-05
申请人： Malcolm Scott Allen-Ware , Wael El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Karthick Rajamani , Juan Carlos Rubio
发明人： Malcolm Scott Allen-Ware , Wael El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, JR. , Karthick Rajamani , Juan Carlos Rubio
IPC分类号： G06F1/26
CPC分类号： H02J13/002 , H04B3/54 , H04L12/6418
摘要： A method, system, and computer program product for relating a data processing system with a power branch circuit are provided in the illustrative embodiments. Each signal in a set of signals is combined with a power signal to form a set of combination signals, the power signal including a first power usage by the data processing system and a second power usage by a modulating signal. An amplitude of a corresponding signal in each combined signal in the set of combined signals is determined over a period. Using a discriminating logic, a determination is made whether the modulating signal is present in the power signal. Responsive to the discriminating logic producing an affirmative result, the data processing system is related with the power branch circuit.
摘要翻译：在说明性实施例中提供了用于将数据处理系统与功率分支电路相关联的方法，系统和计算机程序产品。一组信号中的每个信号与功率信号组合以形成一组组合信号，功率信号包括数据处理系统的第一功率使用和调制信号的第二功率使用。在一个周期中确定组合信号组中每个组合信号中对应信号的幅度。使用鉴别逻辑，确定调制信号是否存在于功率信号中。响应于产生肯定结果的识别逻辑，数据处理系统与功率分支电路相关。

7. 发明授权

US07444526B2 Performance conserving method for reducing power consumption in a server system 有权
标题翻译：降低服务器系统功耗的性能节省方法
公开(公告)号：US07444526B2
公开(公告)日：2008-10-28
申请号：US11154160
申请日：2005-06-16
申请人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
发明人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172 , Y02D50/20
摘要： A method for managing power in a data processing system having multiple components includes determining a power budget for the system. Activity levels during a forthcoming time interval are then predicted for each of the components. Using the predicted activity levels, the power budget is allocated among the system components. An activity limit is then established for each component based on its corresponding portion of the power budget. The activity of a component is then monitored and, if the component's activity exceeds the component's corresponding activity limit, constrained. Determining the predicted level of activity may include determining a predicted number of instructions dispatched by a processor component or a predicted number of memory requests serviced for a system memory component. Allocating the power budget includes allocating each component its corresponding standby power and a share of the system power available for dynamic powering based on the expected levels of activity.
摘要翻译：一种用于在具有多个组件的数据处理系统中管理电力的方法包括确定系统的功率预算。然后对于每个组件预测在即将到来的时间间隔期间的活动水平。使用预测的活动级别，在系统组件之间分配功率预算。然后根据功率预算的相应部分为每个组件建立活动限制。然后监视组件的活动，如果组件的活动超过组件的相应活动限制，则会受到限制。确定预测的活动水平可以包括确定由处理器组件分派的指令的预测数量或为系统存储器组件服务的预测数量的存储器请求。分配功率预算包括基于预期的活动水平来分配每个组件其相应的待机功率和可用于动态供电的系统功率的份额。

8. 发明授权

US06772199B1 Method and system for enhanced cache efficiency utilizing selective replacement exemption 失效
标题翻译：使用选择性替代豁免来提高缓存效率的方法和系统
公开(公告)号：US06772199B1
公开(公告)日：2004-08-03
申请号：US09661661
申请日：2000-09-14
申请人： Thomas Walter Keller, Jr. , Karthikeyan P. Sankaralingam
发明人： Thomas Walter Keller, Jr. , Karthikeyan P. Sankaralingam
IPC分类号： G06F15167
CPC分类号： G06F17/30902 , G06F12/126 , H04L67/02
摘要： A method and system for enhanced cache efficiency is a cache associated with a server in a wide area network having multiple servers and clients. Objects retrieved from the network by a server are stored within a cache associated with the server and selected objects are designated as temporarily exempt from replacement based upon a preselected criterion, such as size or mandated quality of service for the client which requested the object. After the cache is full or nearly full, subsequently retrieved objects are stored by casting out one or more objects which are not exempt from replacement according to a specified replacement algorithm, such as Least Recently Utilized, or by casting out any object or objects, if all objects in the cache are designated as exempt from replacement.
摘要翻译：用于增强高速缓存效率的方法和系统是与具有多个服务器和客户端的广域网中的服务器相关联的高速缓存。由服务器从网络检索的对象被存储在与服务器相关联的高速缓存中，并且基于预先选择的标准（例如请求对象的客户端的规定或强制服务质量），将所选择的对象指定为暂时不被替换。在缓存已满或接近完成之后，通过根据指定的替换算法（例如“最近最少使用”）或通过抛出任何对象或对象来抛出一个或多个不被替换的对象来存储后续检索对象，如果缓存中的所有对象都被指定为免除替换。

9. 发明授权

US08850240B2 Branch circuit determination with synchronous correlation 有权
标题翻译：分支电路确定与同步相关
公开(公告)号：US08850240B2
公开(公告)日：2014-09-30
申请号：US13459945
申请日：2012-04-30
申请人： Malcolm Scott Allen-Ware , Wael R El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, Jr. , Juan Carlos Rubio
发明人： Malcolm Scott Allen-Ware , Wael R El-Essawy , Alexandre Peixoto Ferreira , Thomas Walter Keller, Jr. , Juan Carlos Rubio
IPC分类号： G06F1/00 , G06F1/32 , G06F1/26
CPC分类号： G06F1/26 , G06F1/3203 , Y02D10/126
摘要： A method for relating a data processing system with a power branch circuit is provided in the illustrative embodiments. A second signal is combined with a power signal to form a combination signal, the power signal including a first power usage by the data processing system and a second power usage by a modulating signal. The second signal is synchronized with the modulating signal in the power signal. A determination is made whether an amplitude of a frequency of the second signal is increasing in the combined signal over a period. Responsive to the determining being affirmative, the data processing system is related with the power branch circuit.
摘要翻译：在说明性实施例中提供了一种用于将数据处理系统与功率分支电路相关联的方法。第二信号与功率信号组合以形成组合信号，功率信号包括数据处理系统的第一功率使用和调制信号的第二功率使用。第二信号与功率信号中的调制信号同步。确定在一段时间内组合信号中第二信号的频率的振幅是否增加。响应确定是肯定的，数据处理系统与功率分支电路相关。

10. 发明授权

US08140868B2 Performance conserving power consumption reduction in a server system 有权
标题翻译：降低服务器性能，节省功耗
公开(公告)号：US08140868B2
公开(公告)日：2012-03-20
申请号：US12191757
申请日：2008-08-14
申请人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
发明人： Wesley Michael Felter , Thomas Walter Keller, Jr. , Karthick Rajamani , Cosmin Rusu
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172 , Y02D50/20
摘要： A method for managing power in a data processing system having multiple components includes determining a power budget for the system. Activity levels during a forthcoming time interval are then predicted for each of the components. Using the predicted activity levels, the power budget is allocated among the system components. An activity limit is then established for each component based on its corresponding portion of the power budget. The activity of a component is then monitored and, if the component's activity exceeds the component's corresponding activity limit, constrained. Determining the predicted level of activity may include determining a predicted number of instructions dispatched by a processor component or a predicted number of memory requests serviced for a system memory component. Allocating the power budget includes allocating each component its corresponding standby power and a share of the system power available for dynamic powering based on the expected levels of activity.
摘要翻译：一种用于在具有多个组件的数据处理系统中管理电力的方法包括确定系统的功率预算。然后对于每个组件预测在即将到来的时间间隔期间的活动水平。使用预测的活动级别，在系统组件之间分配功率预算。然后根据功率预算的相应部分为每个组件建立活动限制。然后监视组件的活动，如果组件的活动超过组件的相应活动限制，则会受到限制。确定预测的活动水平可以包括确定由处理器组件分派的指令的预测数量或为系统存储器组件服务的预测数量的存储器请求。分配功率预算包括基于预期的活动水平来分配每个组件其相应的待机功率和可用于动态供电的系统功率的份额。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式