专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09184711B2 Signaling systems, preamplifiers, memory devices and methods 有权
标题翻译：信号系统，前置放大器，存储器件和方法
公开(公告)号：US09184711B2
公开(公告)日：2015-11-10
申请号：US13612482
申请日：2012-09-12
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03K19/0175 , H03F3/24 , H03K19/003 , H04L25/02
CPC分类号： H03F3/245 , H03K19/00315 , H04L25/0272
摘要： Signaling systems, preamplifiers, memory devices and methods are disclosed, such as a signaling system that includes a transmitter configured to receive a first digital signal. The transmitter provides a transmitted signal corresponding to the digital signal to a signal path. A receiver system coupled to the signal line includes a preamplifier coupled to receive the transmitted signal from the signal path. The preamplifier includes a common-gate amplifying transistor that is configured to provide an amplified signal. The receiver system also includes a receiver coupled to receive the amplified signal from the preamplifier. The receiver is configured to provide a second digital signal corresponding to the amplified signal received by the receiver. Such a signaling system may be used in a memory device or in any other electronic circuit.
摘要翻译：公开了信号系统，前置放大器，存储器件和方法，例如包括被配置为接收第一数字信号的发射器的信令系统。发射机将对应于数字信号的发射信号提供给信号路径。耦合到信号线的接收机系统包括前置放大器，其被耦合以从信号路径接收发送的信号。前置放大器包括配置成提供放大信号的共栅放大晶体管。接收机系统还包括接收器，用于从前置放大器接收放大的信号。接收器被配置为提供对应于由接收器接收的放大信号的第二数字信号。这样的信令系统可以用在存储器装置或任何其它电子电路中。

2. 发明申请

US20130027133A1 SENSE AMPLIFIERS INCLUDING BIAS CIRCUITS 有权
标题翻译：包括偏置电路的感应放大器
公开(公告)号：US20130027133A1
公开(公告)日：2013-01-31
申请号：US13191263
申请日：2011-07-26
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03F3/45
CPC分类号： H03F3/45071 , G11C7/062 , G11C7/065 , G11C7/12 , G11C2207/063 , H03F1/301 , H03F3/45179 , H03F2200/453 , H03F2200/462 , H03F2200/91 , H03F2203/45154 , H03F2203/45176
摘要： Sense amplifiers including bias circuits are described. Examples include bias circuits having an adjustable width transistor. A loop gain of the bias circuit may be determined in part by the adjustable width of the transistor. Examples of sense amplifiers including amplifier stages configured to bias an input/output node to a reference voltage.
摘要翻译：描述了包括偏置电路的感应放大器。示例包括具有可调宽度晶体管的偏置电路。偏置电路的环路增益可以部分地由晶体管的可调宽度确定。读出放大器的示例包括被配置为将输入/输出节点偏置到参考电压的放大器级。

3. 发明申请

US20120288721A1 ADHESIVES FOR BONDING POLYURETHANE AND ALUMINUM 有权
标题翻译：用于粘结聚氨酯和铝的粘合剂
公开(公告)号：US20120288721A1
公开(公告)日：2012-11-15
申请号：US13180830
申请日：2011-07-12
申请人： Hyun Chul CHO , Seong Hoon LEE , Dai Soo LEE , Ki Ho KANG
发明人： Hyun Chul CHO , Seong Hoon LEE , Dai Soo LEE , Ki Ho KANG
IPC分类号： B32B7/12 , C10B53/00 , B32B27/08 , C07F7/18 , B32B15/04
CPC分类号： C09J11/04 , B32B1/08 , B32B5/024 , B32B27/12 , B32B2260/021 , B32B2260/046 , B32B2262/02 , B32B2262/101 , B32B2597/00 , C08J5/12 , C08J2375/04 , C08K3/042 , C08K5/5435 , C08K5/544 , C08K5/548 , Y10T428/31598 , Y10T428/31663
摘要： The present invention provides an adhesive comprising graphene oxide including at an epoxy group, a hydroxyl group or a carboxylic acid group; and an alkoxysilane compound including an amine group, an epoxy group, a carboxylic acid group, a hydroxyl group, or a thiol group. More specifically the adhesive may be used for bonding a polyurethane elastomer to an aluminum material, in which a silane compound and graphene oxide are applied to improve adhesive strength, compared to adhesives including the silane compound only. In addition, during a separation process for recycling after use, the aluminum material and polyurethane can be easily separated from each other by polyurethane pyrolysis through rapid heating due to microwave absorption properties of graphene oxide.
摘要翻译：本发明提供了包含氧化烯的粘合剂，其包含环氧基，羟基或羧酸基; 和包含胺基，环氧基，羧酸基，羟基或硫醇基的烷氧基硅烷化合物。更具体地，与仅包含硅烷化合物的粘合剂相比，粘合剂可以用于将聚氨酯弹性体粘合到铝材料上，其中施加硅烷化合物和石墨烯氧化物以提高粘合强度。此外，在使用后再循环的分离过程中，由于石墨烯氧化物的微波吸收性质，铝材料和聚氨酯可以容易地通过聚合物热解通过快速加热彼此分离。

4. 发明申请

US20120243361A1 DATA SERIALIZERS, OUTPUT BUFFERS, MEMORY DEVICES AND METHODS OF SERIALIZING 有权
标题翻译：数据串行器，输出缓冲器，存储器件和串行方法
公开(公告)号：US20120243361A1
公开(公告)日：2012-09-27
申请号：US13491311
申请日：2012-06-07
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： G11C7/00 , H03M9/00
CPC分类号： G11C7/1051 , G11C7/1048 , G11C7/1057 , G11C7/1072 , G11C11/4093 , G11C2207/107 , H03M9/00
摘要： Data serializers, output buffers, memory devices and methods for serializing are provided, including a data serializer that may convert digits of parallel data to a stream of corresponding digits of serial data digits. One such data serializer may include a logic system receiving the parallel data digits and clock signals having phases that are equally phased apart from each other. Such a data serializer may use the clock signals to generate data sample signals having a value corresponding to the value of a respective one of the parallel data digits and a timing corresponding to a respective one of the clock signals. The data sample signals may be applied to a switching circuit that includes a plurality of switches, such as respective transistors, coupled to each other in parallel between an output node and a first voltage.
摘要翻译：提供了数据串行器，输出缓冲器，存储器件和用于串行化的方法，包括可将并行数据的数字转换为串行数据数字的对应数字流的数据串行器。一个这样的数据串行器可以包括接收并行数据位的逻辑系统和具有彼此相位分开的相位的时钟信号。这样的数据串行器可以使用时钟信号来产生具有对应于并行数据位中的相应一个的值的值的数据采样信号和对应于相应的一个时钟信号的定时。数据采样信号可以被施加到包括在输出节点和第一电压之间并联耦合的多个开关（诸如相应的晶体管）的开关电路。

5. 发明申请

US20110310687A1 CURRENT SENSE AMPLIFIERS, MEMORY DEVICES AND METHODS 有权
标题翻译：电流检测放大器，存储器件和方法
公开(公告)号：US20110310687A1
公开(公告)日：2011-12-22
申请号：US12820050
申请日：2010-06-21
申请人： ONEGYUN NA , Jongtae Kwak , Seong-Hoon Lee , Hoon Choi
发明人： ONEGYUN NA , Jongtae Kwak , Seong-Hoon Lee , Hoon Choi
IPC分类号： G11C7/06 , H03F3/45
CPC分类号： G11C11/4091 , G11C7/02 , G11C7/06 , G11C7/062 , G11C7/065 , G11C11/4074 , G11C2207/063 , G11C2207/2281
摘要： A current sense amplifier may include one or more clamping circuits coupled between differential output nodes of the amplifier. The clamping circuits may be enabled during at least a portion of the time that the sense amplifier is sensing the state of a memory cell coupled to a differential input of the sense amplifier. The clamping circuits may be disabled during the time that the sense amplifier is sensing the state of a memory cell at different times in a staggered manner. The clamping circuits may be effecting in making the current sense amplifier less sensitive to noise signals.
摘要翻译：电流检测放大器可以包括耦合在放大器的差分输出节点之间的一个或多个钳位电路。钳位电路可以在读出放大器感测耦合到读出放大器的差分输入的存储器单元的状态的至少一部分期间被使能。在读出放大器以不同的时间以交错的方式感测存储器单元的状态的时间期间，钳位电路可能被禁用。钳位电路可能正在使电流检测放大器对噪声信号较不敏感。

6. 发明申请

US20110269872A1 PREPARING METHOD OF POLYMER NANO-COMPOSITES 审中-公开
标题翻译：聚合物纳米复合材料的制备方法
公开(公告)号：US20110269872A1
公开(公告)日：2011-11-03
申请号：US12914435
申请日：2010-10-28
申请人： Jae-Do Nam , Chan-Woo Lee , Jong Min Park , Wan Sul Lee , Seong Hoon Lee
发明人： Jae-Do Nam , Chan-Woo Lee , Jong Min Park , Wan Sul Lee , Seong Hoon Lee
IPC分类号： C08J3/215 , C08K3/34
CPC分类号： C08K3/34 , C08J3/215 , C08J2307/00 , C08L7/00 , C08L9/00 , C08L9/02 , C08L9/06 , C08L21/00
摘要： Provided is a method for preparing a polymer nano-composite, more particularly, an economical method for preparing a polymer nano-composite with improved properties via a single process of organic treatment of a layered clay mineral and dispersion in a rubber latex material at a pH where both the rubber latex material and the layered clay mineral are stabilized. The provided method for preparing a polymer nano-composite allows effective dispersion without using an organic modification process for improving dispersibility of the layered clay mineral in resin. Thus prepared polymer nano-composite exhibits superior mechanical property and may be usefully applied for automobile interior and exterior materials.
摘要翻译：提供一种制备聚合物纳米复合材料的方法，更具体地说，一种制备具有改进性能的聚合物纳米复合材料的经济方法，其通过层状粘土矿物的有机处理和橡胶胶乳材料中pH分散体的单一工艺其中橡胶胶乳材料和层状粘土矿物均稳定。提供的制备聚合物纳米复合材料的方法允许有效分散，而不使用有机改性方法来改善层状粘土矿物在树脂中的分散性。如此制备的聚合物纳米复合材料具有优异的机械性能，可用于汽车内外饰材料。

7. 发明申请

US20110254627A1 SIGNALING SYSTEMS, PREAMPLIFIERS, MEMORY DEVICES AND METHODS 有权
标题翻译：信号系统，前置放大器，存储器件和方法
公开(公告)号：US20110254627A1
公开(公告)日：2011-10-20
申请号：US12760922
申请日：2010-04-15
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： H03F3/04 , H03F1/00
CPC分类号： H03F3/245 , H03K19/00315 , H04L25/0272
摘要： Signaling systems, preamplifiers, memory devices and methods are disclosed, such as a signaling system that includes a transmitter configured to receive a first digital signal. The transmitter provides a transmitted signal corresponding to the digital signal to a signal path. A receiver system coupled to the signal line includes a preamplifier coupled to receive the transmitted signal from the signal path. The preamplifier includes a common-gate amplifying transistor that is configured to provide an amplified signal. The receiver system also includes a receiver coupled to receive the amplified signal from the preamplifier. The receiver is configured to provide a second digital signal corresponding to the amplified signal received by the receiver. Such a signaling system may be used in a memory device or in any other electronic circuit.
摘要翻译：公开了信号系统，前置放大器，存储器件和方法，例如包括被配置为接收第一数字信号的发射器的信令系统。发射机将对应于数字信号的发射信号提供给信号路径。耦合到信号线的接收机系统包括前置放大器，其被耦合以从信号路径接收发送的信号。前置放大器包括配置成提供放大信号的共栅放大晶体管。接收机系统还包括接收器，用于从前置放大器接收放大的信号。接收器被配置为提供对应于由接收器接收的放大信号的第二数字信号。这样的信令系统可以用在存储器装置或任何其它电子电路中。

8. 发明申请

US20110182129A1 SENSE AMPLIFIER HAVING LOOP GAIN CONTROL 有权
标题翻译：具有环路增益控制的感应放大器
公开(公告)号：US20110182129A1
公开(公告)日：2011-07-28
申请号：US12694136
申请日：2010-01-26
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： G11C7/08 , H03F3/04 , H03F3/45
CPC分类号： G11C7/065 , G11C7/062 , G11C7/08 , G11C7/12 , H03F3/45179 , H03G3/00
摘要： Memories, sense amplifiers, and methods for amplifying a current input are disclosed, including a sense amplifier including a bias circuit configured to provide a bias voltage having a magnitude responsive to maintaining a substantially constant loop gain, and further including an amplifier stage coupled to the bias circuit to receive the bias voltage and configured to amplify a input current at an input-output node, a loop gain of the current amplifier stage is controlled at least in part to the bias voltage.
摘要翻译：公开了用于放大电流输入的存储器，感测放大器和放大电流输入的方法，包括读出放大器，其包括偏置电路，该偏置电路被配置为提供具有响应于保持基本上恒定的环路增益的幅度的偏置电压，并且还包括耦合到偏置电路以接收所述偏置电压并且被配置为放大输入 - 输出节点处的输入电流，所述电流放大器级的环路增益至少部分地被控制为所述偏置电压。

9. 发明授权

US07967494B2 Light guide panel with curved wedge-shape prisms, and display and methods including the same 有权
标题翻译：具有弯曲楔形棱镜的导光板，以及包括其的显示和方法
公开(公告)号：US07967494B2
公开(公告)日：2011-06-28
申请号：US12458528
申请日：2009-07-15
申请人： Chul Goo Chi , Sung Hyun Joo , O Yong Jeong , Seong Hoon Lee
发明人： Chul Goo Chi , Sung Hyun Joo , O Yong Jeong , Seong Hoon Lee
IPC分类号： F21V7/09 , F21V7/07
CPC分类号： G02B6/0036 , G02B6/0038 , G02B6/0061
摘要： A light guide panel includes a lateral side configured to transmit light to an interior of the light guide panel, a rear side configured to reflect light to the interior of the light guide panel, and a front side configured to emit light from the interior of the light guide panel, wherein the rear side includes a repeating pattern of regions, each region having a plurality of wedge-shaped rear prisms disposed therein, and the wedge-shaped rear prisms include at least one of a side having a predetermined radius of curvature and a side having a point of inflection.
摘要翻译：导光板包括被配置为将光透射到导光板的内部的侧面，被配置为将光反射到导光板的内部的后侧，以及被配置为从所述导光板的内部发光的前侧导光板，其中后侧包括区域的重复图案，每个区域具有设置在其中的多个楔形后棱镜，并且楔形后棱镜包括具有预定曲率半径的一侧中的至少一个，一侧有拐点。

10. 发明申请

US20110007591A1 DATA SERIALIZERS, OUTPUT BUFFERS, MEMORY DEVICES AND METHODS OF SERIALIZING 有权
标题翻译：数据串行器，输出缓冲器，存储器件和串行方法
公开(公告)号：US20110007591A1
公开(公告)日：2011-01-13
申请号：US12500207
申请日：2009-07-09
申请人： Seong-Hoon Lee
发明人： Seong-Hoon Lee
IPC分类号： G11C7/00 , H03M9/00 , G11C8/18
CPC分类号： G11C7/1051 , G11C7/1048 , G11C7/1057 , G11C7/1072 , G11C11/4093 , G11C2207/107 , H03M9/00
摘要： Data serializers, output buffers, memory devices and methods for serializing are provided, including a data serializer that may convert digits of parallel data to a stream of corresponding digits of serial data digits. One such data serializer may include a logic system receiving the parallel data digits and clock signals having phases that are equally phased apart from each other. Such a data serializer may use the clock signals to generate data sample signals having a value corresponding to the value of a respective one of the parallel data digits and a timing corresponding to a respective one of the clock signals. The data sample signals may be applied to a switching circuit that includes a plurality of switches, such as respective transistors, coupled to each other in parallel between an output node and a first voltage. A bias element may bias the output node to a second voltage. Each of the switches may be controlled by a respective one of the sample signals.
摘要翻译：提供了数据串行器，输出缓冲器，存储器件和用于串行化的方法，包括可将并行数据的数字转换为串行数据数字的对应数字流的数据串行器。一个这样的数据串行器可以包括接收并行数据位的逻辑系统和具有彼此相位分开的相位的时钟信号。这样的数据串行器可以使用时钟信号来生成具有对应于并行数据位中的相应一个的值的值的数据采样信号和对应于相应的一个时钟信号的定时。数据采样信号可以被施加到包括在输出节点和第一电压之间并联耦合的多个开关（诸如相应的晶体管）的开关电路。偏置元件可将输出节点偏置到第二电压。每个开关可以由相应的一个采样信号来控制。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式